Cache memory, Basic Computer Science

Assignment Help:

Cache memory:

To reduce the idle time of the CPU and increase the speed of processing, a fast memory can be used. This can be done by using a large size of main memory. But the cost of main memories of relatively large size is still very high. To reduce the  cost of a large sized memory, a special type of high speed memory, known as cache memory can be used in between the CPU and the main memory (as shown in Figure). Thus the cost versus access time leads to a hierarchy of computer memory, where the memory  is organized into a hierarchy, known as the memory hierarchy. This includes CPU registers, Cache memory, main memory and various secondary storage devices. Although the memory hierarchy is organized in such a way to minimize the cost, without compromising  the overall speed of access.   

2447_cache memory.png


Related Discussions:- Cache memory

CAI, what is CAI? explain its pit falls.

what is CAI? explain its pit falls.

Info Systems Management, Assignment 1: Project Management and Information ...

Assignment 1: Project Management and Information Security 2-3 page paper in which you: 1. Explicate in detail the importance of project management as it relate to an informatio

Explain the process of fetching a word from the memory, Question 1 Explain...

Question 1 Explain the functional units of a basic computer with a neat diagram Question 2 Explain how you can get 1's complement of a given binary number? Also explain 1'

Algorithms and flowcharts, 1. Write an algorithm and draw a flowchart to ac...

1. Write an algorithm and draw a flowchart to accept the names and gross salary of 5000 employees and to generate the net pay. If the gross salary is greater than N 50,000 declare

Buses, BUSES It can be seen from Figure 4 that there are three buses ...

BUSES It can be seen from Figure 4 that there are three buses - the data bus, the address bus, and the control bus. Each bus consists of a group of parallel wires. The da

Digital electronic, draw the logic diagram of 2*4 decoder in only NOR gate ...

draw the logic diagram of 2*4 decoder in only NOR gate .include enable inputs .

Flowchart, Fahrenheit to celsius convertion

Fahrenheit to celsius convertion

Computer architecture, Consider a CPU that implements two parallel fetch-ex...

Consider a CPU that implements two parallel fetch-execute pipelines for superscalar processing. Show the performance improvement over scalar pipeline processing and no-pipeline pro

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd