Buses, Basic Computer Science

Assignment Help:

BUSES

It can be seen from Figure 4 that there are three buses - the data bus, the address bus, and the control bus. Each bus consists of a group of parallel wires.

The data bus transfers data between memory, CPU and I/O units, under the control of signals sent through the control bus. For example, if data is to be transferred (sent) from the CPU to a memory location, the control unit within the CPU places an output instruction on the CPU, and write instruction on the memory unit. When the data arrives at the memory, it must be written into the memory at a given address. The address is already present, having been sent by the CPU along the address bus. Hence, data is stored at the memory address given. Note that if the transfer had been from the CPU to an I/O device, the address of the I/O device would have been given.

The address bus is one-way only. The control bus usually has one set of wires for input sensing lines, and one set for output controls.

Data buses are usually bi-directional; that is, data is either transferred, or fetched along the same set of wires. The control unit usually decides in which direction data will travel. If there are several peripherals, and these all wish to use the CPU at the same time, some method of priority must be established. There are various ways of achieving this. One method uses the control unit to select the lucky peripheral, whilst another method lets the peripherals themselves automatically decide which peripheral takes control.

1232_buses.png


Related Discussions:- Buses

What is vpn? list the different types of vpn, Question 1 What is routing? ...

Question 1 What is routing? Explain the principles of routing Question 2 Explain different types of server operations in Enterprise Networking Question 3 Briefly d

Explain the concept of a transition graph, Question 1 Define the concept o...

Question 1 Define the concept of equivalence relation. Give atleast two examples of equivalence relation Question 2 Prove that a graph G is connected if and only if it has a

Trap doors and Logic Bombs, Trap doors:  This is a way of bypassing normal...

Trap doors:  This is a way of bypassing normal authentication procedure (windows/ operating system user name  and password) to access a system. Once a system is compromised (impac

Explain FDM : Frequency Division Multiplexing, Frequency Division Multiplex...

Frequency Division Multiplexing : FDM is an analog technique that is applied when he bandwidth of link is greater than the combined bandwidth of the signals to be transmitted. a

Ipx for lan, explain ipx for lan and spx

explain ipx for lan and spx

Abstraction is a popular way to organize concurrent programs, 1. The proces...

1. The process abstraction is a popular way to organize concurrent programs, but it is not the only choice. An alternative to the process abstraction is to design a single-threaded

Central processing unit, Central Processing Unit: A Central Processing...

Central Processing Unit: A Central Processing Unit (CPU) in a computer system is an extremely fast device as compared to the main memory, but it can not work on its own. It de

Internet searching algorithm, Internet searching algorithm: Searching: Wh...

Internet searching algorithm: Searching: When a user enters a query into a search engine, the engine examines its index and provides a listing of best-matching web pages accordin

Cryptography, For which X,Y in {o, O, Theta, Omega, omega}, do the relation...

For which X,Y in {o, O, Theta, Omega, omega}, do the relationships t(n)+t''(n) = X(min(t(n),t''(n))) and t(n)+t''(n) = Y(max(t(n),t''(n))) hold for all t,t'' such that t(n),t''(n)

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd