Buses, Basic Computer Science

Assignment Help:

BUSES

It can be seen from Figure 4 that there are three buses - the data bus, the address bus, and the control bus. Each bus consists of a group of parallel wires.

The data bus transfers data between memory, CPU and I/O units, under the control of signals sent through the control bus. For example, if data is to be transferred (sent) from the CPU to a memory location, the control unit within the CPU places an output instruction on the CPU, and write instruction on the memory unit. When the data arrives at the memory, it must be written into the memory at a given address. The address is already present, having been sent by the CPU along the address bus. Hence, data is stored at the memory address given. Note that if the transfer had been from the CPU to an I/O device, the address of the I/O device would have been given.

The address bus is one-way only. The control bus usually has one set of wires for input sensing lines, and one set for output controls.

Data buses are usually bi-directional; that is, data is either transferred, or fetched along the same set of wires. The control unit usually decides in which direction data will travel. If there are several peripherals, and these all wish to use the CPU at the same time, some method of priority must be established. There are various ways of achieving this. One method uses the control unit to select the lucky peripheral, whilst another method lets the peripherals themselves automatically decide which peripheral takes control.

1232_buses.png


Related Discussions:- Buses

Decision table , No charges are reimbursed to the patient until the deducti...

No charges are reimbursed to the patient until the deductible has been met. Hospital visits are reimbursed at 80% and Lab visits are reimbursed at 70%. Doctor''s office visits are

Third generation of computers, THE THIRD GENERATION (1966-1975) ...

THE THIRD GENERATION (1966-1975) The introduction of IBM-360 series of computers in 1965 marked the beginning of this generation. The transistors were replaced by solid

Multiplexing, draw the diagram to implement 32*1 mux by using 3 relevant ty...

draw the diagram to implement 32*1 mux by using 3 relevant type of mux

File management, explain the objectives of file management?

explain the objectives of file management?

operator, what is operator and operator associativel

what is operator and operator associatively

Line decoders, number of 4 to 16 line decoders required to get 8 lto 256 li...

number of 4 to 16 line decoders required to get 8 lto 256 line decoder

Data mining, Process of Data mining Data mining is an iterative process t...

Process of Data mining Data mining is an iterative process that typically involves the following phases: Problem definition A data mining project starts with the understanding o

Write a long note on the viewfinder of a camera, Question 1 What are the d...

Question 1 What are the different kinds of editing? Explain them in detail Question 2 Write a long note on the viewfinder of a camera Question 3 Describe the various typ

Difference between an html and an xhtml page, QUESTION (a) Define four ...

QUESTION (a) Define four special target names use with the TARGET attribute (b) Explain the main difference between an HTML and an XHTML page (c) Give two merits and two

Convert string to super ascii, A string S is said to be "Super ASCII", if i...

A string S is said to be "Super ASCII", if it contains the character frequency equal to their ascii values. String will contain only lower case alphabets (''''''''a''''''''-'''''''

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd