Buses, Basic Computer Science

Assignment Help:

BUSES

It can be seen from Figure 4 that there are three buses - the data bus, the address bus, and the control bus. Each bus consists of a group of parallel wires.

The data bus transfers data between memory, CPU and I/O units, under the control of signals sent through the control bus. For example, if data is to be transferred (sent) from the CPU to a memory location, the control unit within the CPU places an output instruction on the CPU, and write instruction on the memory unit. When the data arrives at the memory, it must be written into the memory at a given address. The address is already present, having been sent by the CPU along the address bus. Hence, data is stored at the memory address given. Note that if the transfer had been from the CPU to an I/O device, the address of the I/O device would have been given.

The address bus is one-way only. The control bus usually has one set of wires for input sensing lines, and one set for output controls.

Data buses are usually bi-directional; that is, data is either transferred, or fetched along the same set of wires. The control unit usually decides in which direction data will travel. If there are several peripherals, and these all wish to use the CPU at the same time, some method of priority must be established. There are various ways of achieving this. One method uses the control unit to select the lucky peripheral, whilst another method lets the peripherals themselves automatically decide which peripheral takes control.

1232_buses.png


Related Discussions:- Buses

Soft computing, Defination of Propositionl logic Predicate logic genertic a...

Defination of Propositionl logic Predicate logic genertic algorithm Hybrid system Optimization Fuzzy system rules Fuzzy system application

Inside earth, What are two types of evidence geologists use to learn about ...

What are two types of evidence geologists use to learn about Earth''s interior.?

College management system project, E-R diagram and details for college mana...

E-R diagram and details for college management system

COMPUTER SYSTEM ARCHITECTURE, PLEASE HELP ME TO CONSTRUCT THE XOR GATE USIN...

PLEASE HELP ME TO CONSTRUCT THE XOR GATE USING ONLY NAND GATE

Problem occurs during pipelining , While pipelining can cruelly cut the tim...

While pipelining can cruelly cut the time taken to execute a program, there are troubles that cause it to not work as well as it possibly shall. The three stages of the instruction

Communication channels, COMMUNICATION CHANNELS: A wire pair connecting...

COMMUNICATION CHANNELS: A wire pair connecting two telephones is the simplest circuit, allowing communication in both directions. Other channels include coaxial cables, optica

Computer architecture, Consider a CPU that implements two parallel fetch-ex...

Consider a CPU that implements two parallel fetch-execute pipelines for superscalar processing. Show the performance improvement over scalar pipeline processing and no-pipeline pro

Dfd, best example of dfd?

best example of dfd?

Explain the tcp/ip reference model with diagram, Question 1 Define the fol...

Question 1 Define the following terms                                   1) Analog Signals and Digital Signals 2) Composite signals Question 2 Define the following terms

Java programming, what are the phases of oo progarmming or java?

what are the phases of oo progarmming or java?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd