Bootstrap, Computer Engineering

Assignment Help:

The device is packaged in a 80 pin PLCC device as shown.The main groupings of the pins are as follows Port A PA0 - PA7 Parallel Port or Timer Port B PB0 - PB7 Parallel Port or High address bus for expansion Port C PC0 - PC7 Parallel Port or Data bus for expansion Port D PD0 - PD5 Parallel Port or Serial communication 

Port E PE0 - PE7 Parallel Port or A/D conversion

Port F PF0 - PF7 Parallel Port or Low address bus for expansion

Port G PG0 - PG7 Parallel Port or Chip enables for expansion

XTAL/EXTAL Connections for crystal (F1N4 Version 4 MHz)

E System Clock output

4XOUT 4 times E clock

IRQ Interrupt request line (Active low)

XIRQ Non Masked interrupt request line (Active low)

MODA/MODB Inputs which set up the mode of operation

VRL/VRH A-D converter reference voltages

R/NW Read/write strobe for external expansion

Reset Bi-direction active low reset line for micro controller

VDD Power supply connection (+5Volts) Vss Power supply connection (0 Volts)

As you can see the design of a micro controller is fairly simple as most of the pins are used for the interfacing to the product. As previously mentioned the 68HC11 has four basic modes of operation, these can be set by hardware or software. The value of the pins MODA/B determines the mode of operation of the controller.

    MODB  MODA    Operation

    1       0    Normal single chip
    1       1    Normal Expanded
    0       0    Special Bootstrap
    0       1    Special Test
 
The simplest is the normal single chip mode; this sets the 68HC11 as a self contained micro controller and has no external address or data bus. The 512 byte EEPROM would contain all the program code and is addressed at 0xfe00 - 0xfff. This provides the user with the full range of I/O functions. However because the EEPROM space is 512 byte, programs are usually small approx. 200 lines of program. For larger program space the 68HC11 is expanded with external address and data space, however this uses some of the I/O pins. The memory map for both configurations is shown below

1704_Bootstrap.png


The remaining two modes are special, the first special mode is termed 'Bootstrap', this enables the designer to dynamically load up the controller with its program, instead of blowing the EEPROM externally. This is achieved by  a resident program configuring the serial channel to accept the program code , transfer it into RAM and transfer control to it .This is quite useful for development work when using the single chip normal mode . The remaining mode is the Test mode, this enables the EEPROM and Interrupt vectors to be disabled and mapped externally. This allows the designer full control over the micro controller during development. This is useful if an emulator is not available.


Related Discussions:- Bootstrap

Explain two dimensional array, Explain two dimensional array In two dim...

Explain two dimensional array In two dimensional arrays, array is a pointer-to-pointer-to-data type.: at the first level, it points to a block of pointers, one for each row. Th

Avoiding over fitting in decision trees, A v o iding Over fitting - Arti...

A v o iding Over fitting - Artificial intelligence As  we  discussed  in  the last  lecture,  over fitting  is  a  normal  problem  in machine learning. Decision trees suffe

Linq file extension, What is the LINQ file extension that interacts with Co...

What is the LINQ file extension that interacts with Code Behind objects. Ans) its .dbml

Define entry section and exit section, Define entry section and exit sectio...

Define entry section and exit section. The critical section problem is to design a protocol that the processes can use to cooperate. Every process must request permission to e

Loadrunner would you use to record a script, What Component of LoadRunner w...

What Component of LoadRunner would you use to record a Script? Ans) The Virtual User Generator (VuGen) component is used to record a script. It enables you to make Vuser scripts

Provision for data buffering, Data buffering is quite helpful for purpose o...

Data buffering is quite helpful for purpose of smoothing out gaps in speed of processor and I/O devices. Data buffers are registers that hold I/O information temporarily. I/O is pe

Raid and data stripping, Explained RAID? Ans: High performance devices ...

Explained RAID? Ans: High performance devices tend to be costly. So we can gain very high performance at a reasonable cost using a number of low-cost devices operating in paral

Intel architecture – 64, IA-64 (Intel Architecture-64) is a 64-bit processo...

IA-64 (Intel Architecture-64) is a 64-bit processor architecture created in cooperation by Hewlett-Packard and Intel applied by processors like Itanium. The objective of Itanium wa

What is a pointer, What is a pointer? The register or memory location t...

What is a pointer? The register or memory location that having the address of an operand is known as a pointer.

Determine flip-flops that are required for mod–16 counter, How many Flip-Fl...

How many Flip-Flops are required for mod-16 counter? Ans. 4 flip-flops is required for Mod-16 Counter. For Mod-m Counter, we require N flip-flops where N is selected to be the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd