Block format and disk layout on cd-rom, Computer Engineering

Assignment Help:

Q. Block Format and Disk Layout on CD-ROM?

A typical block format is displayed in Figure (a). It comprises the subsequent fields:

  • Sync: Sync field identifies beginning of a block. It comprises a byte of all 0s, 10 bytes of all 1s and bytes of all 0s.
  • Header: The header comprises block address and mode byte. Mode 0 specifies a blank data field and mode 1 specifies use of an error-correcting code and 2048 bytes of data as well as mode 2 specifies 2336 bytes of user data with no error correcting code.
  • Data: User data.
  • Auxiliary: Extra user data in mode 2. In mode 1 this is a 288-byte error correcting code.

2220_Block Format and Disk Layout on CD-ROM.png

Figure: Block Format and Disk Layout on CD-ROM

However what is Min (Minute), Sec (Second) and Sector fields in Header field?  The sectors of CD-ROM aren't arranged like sectors in hard disks (Please see Figure (b)). Rather they are all equal length segments. If we rotate CD drive at constant speed the linear velocity of disk surface movement will be higher at the outer side than that of centre portions. To offset this liner speed gap either we store less data on outer sectors or we decrease speed of rotation while reading outer tracks. CD follows later approach which is instead of moving CD drive at constant velocity. It's rotated at variable velocity. Speed or rotation of disk decreases as we move away from centre such that sector's can be read in constant time. This method of reading is known as Constant Liner Velocity (CLV).


Related Discussions:- Block format and disk layout on cd-rom

Convert the given S-R flipflop to a D-flip flop., Convert the given S-R fli...

Convert the given S-R flipflop to a D-flip flop. Ans: The Truth Table for S-R Flip-Flop is illustrated in Fig.(a) and truth table of D Flip-Flop is illustrated in Fig.(b)

Explain bitwise-inclusive-or operato, Bitwise-Inclusive-OR Operator: i...

Bitwise-Inclusive-OR Operator: inclusive-OR-expression : exclusive-OR-expression inclusive-OR-expression | exclusive-OR-expression The  bitwise-inclusive-OR  operator

Write a verilog code to swap contents of two registers, Write  a  verilog  ...

Write  a  verilog  code  to  swap  contents  of  two registers  with  and without  a  temporary register? With temp reg : always @ (posedge clock) begin temp=b; b

Introduction to information distribution, INTRODUCTION : Like any other of...

INTRODUCTION : Like any other office we need equipment to provide for information distribution in the laboratory office also. For information distribution we require multiple copi

Explain shared memory system and tightly coupled system, Shared Memory Syst...

Shared Memory System / Tightly Coupled System Shared memory multiprocessors have the subsequent features: For real-time high-speed processing these systems are preferabl

Define restoring method, Define restoring method? The hardware method j...

Define restoring method? The hardware method just explained is called the restoring method. The reason for this name is that the partial reminder is restored by adding the divi

Explain addressing modes in risc, Q. Explain Addressing modes in RISC? ...

Q. Explain Addressing modes in RISC? Simple addressing modes: Another benefit is the use of simple addressing modes. RISC machines employ simple register addressing having disp

RISC performance using optimizing compilers, Q. RISC Performance using opti...

Q. RISC Performance using optimizing compilers? Performance using optimizing compilers: As instructions are simple compilers can be developed for efficient code organization a

Fundamentals of systems, System is a word which is derived from the Greek w...

System is a word which is derived from the Greek word 'Systema' which means an organized relationship among components. A System can be defined as orderly grouping of interdepen

Vector reduction instructions-vector processing, Vector reduction Instructi...

Vector reduction Instructions : When operations on vector are being deduced to scalar items as the result, then these are the vector reduction instructions. These instructions are

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd