Binary floating-point number range, Computer Engineering

Assignment Help:

Q. Binary floating-point number range?

Smallest Negative number

  Maximum mantissa and maximum exponent

    =    - (1 -2-24) × 2127

 Largest negative number

  Minimum mantissa and Minimum exponent

    = -0.5 × 2-128

 Smallest positive number 

    = 0.5 × 2-128

Largest positive number

    = (1 -2-24) × 2127

398_Binary floating-point number range.png

Figure: Binary floating-point number range for given 32 bit format

In floating point numbers basic transaction is between range of numbers and accuracy also known as precision of numbers. If we raise exponent bits in 32-bit format then range can be increased but accuracy of numbers would go down as size of mantissa would become smaller. Let's have an illustration that will elucidate term precision. Suppose we have one bit binary mantissa then we would be able to represent only 0.10 and 0.11 in normalised form as provided in above illustration (having an implicit 1). Values like 0.101, 0.1011 and so on can't be represented like complete numbers. Either they have to be estimated or truncated and would be represented as either 0.10 or 0.11. So it will produce a truncation or round off error. The higher the number of bits in mantissa better would be precision.

In case of floating point numbers for raising both precision and range more bits are required. This can be obtained by employing double precision numbers. A double precision format is generally of 64 bits.

Institute of Electrical and Electronics Engineers (IEEE) is a group that has created many standards in aspect of various aspects of computer has created IEEE standard 754 for floating-point representation and arithmetic. Fundamental aim of developing this standard was to facilitate portability of programs from one to another computer. This standard has resulted in growth of standard numerical capabilities in different microprocessors. This representation is displayed in figure below.

2060_Binary floating-point number range1.png

Figure: IEEE Standard 754 format


Related Discussions:- Binary floating-point number range

Sap system configuration, SAP system configuration includes It include...

SAP system configuration includes It includes :- a) Dialog tasks b) Update tasks.

Bi polar junction transistor, draw input and output charectoristics of BJT ...

draw input and output charectoristics of BJT and justify CE configuration provides large current amplification

Identify the number of control lines for 16 to 1 multiplexer, The number of...

The number of control lines for 16 to 1 multiplexer is ? Ans. We have 16 = 2 4 , 4 Select lines are needed.

Define interrupt and isr, Define interrupt and ISR? An interrupt is a r...

Define interrupt and ISR? An interrupt is a request from an I/O device for service by the processor. The processor gives the requested service by implementing the interrupt ser

What is reduction, What is reduction?  A reduction is a way of changing...

What is reduction?  A reduction is a way of changing one problem into another in such a way that a solution to the second problem can be used to explain the first problem.

State the encryption and decryption process with example, State the Encrypt...

State the Encryption and decryption process with example Encryption and decryption process in the Figure where Ram wants to send a confidential message to his friend Shyam. Ram

Define resolution versus accuracy in mouse, Q. Define Resolution versus Acc...

Q. Define Resolution versus Accuracy in mouse? Resolution of mouse is known in CPI (Counts per Inch) it implies that number of signals per inch of travel.  This implies the mou

How call processing takes place, How call processing takes place? Fund...

How call processing takes place? Fundamental Call Procedure: Fig. demonstrates a simplification diagram exemplifying how two telephone sets (as subscribers) are interconnecte

CPE, WHAT IS CPE

WHAT IS CPE

Design a 1-bit full adder, Design a 1-bit full adder: Verify your desig...

Design a 1-bit full adder: Verify your design Use the 1-bit full adder to build a 4-bit adder with Ci=0 Verify: 1 + 4, and 9 + 9 Sram design: Cell: p - 0.5/0.045;

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd