Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Binary Coded Decimal Addition
Now as in conventional decimal addition, Binary Coded Decimal addition is performed one decimal digit at a time.
What happens when the sum go above what can be represented in 4 bits?
What are the circumstances under which a carry is generated to the next highest-order BCD digit?
For illustration, let's consider the addition of the two BCD digits 5 and 3:
Now consider the sum of 5 and 8:
The sum is 11012 = 13, but this result should be properly represented as 0001 0011 in Binary Coded Decimal notation. Auspiciously, there is a simple way to find the correct result. We add 6 (01102) to the digit sum if it exceeds 9
(
)
. Let's examine the following cases:
In the both cases, by adding six we obtain the correct answer in BCD.
Q. Draw and explain the working of a negative clamping circuit. The clamping network shown above is a negative clamping circuit that will clamp the input signal to a negative d
Design two converters - boost-buck (Cuk) and flyback meeting the following criteria: Vin = 15 V ... 35 V Vout = 25 V Output voltage ripple 1% peak to peak Switching frequen
In real life, transformers have losses which cause their behaviour to deviate from the ideal. Explain the reasons for this non-ideal behaviour
Explain the various modes in which DMAC works. Working of Direct memory access controller: The modes of operation has demand mode, block mode, single mode and cascade mode.
When you have a three phase short circuit of power cables laid in a trefoil formation they repel apart very dramatically. Why is this and what is happening?
why we configure bjt using h parameter model
if load is removed so which motor will run fast? series or shunt?
Q. What are the benefits of ccs over in-channel signalling? The benefits of CCS over in-channel signalling are listed below: a. Information can be exchange between processor
list the key parameters to describe the ideal operational amplifier
Consider and obtain the values for R S , R 2 , R 1 , and R D . Apply the rule-of-thumb dc design procedure outlined in this section for a JFET with V P = 3V, I DSS = 20 mA, and a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd