Basic logic gates, Computer Engineering

Assignment Help:

Basic logic gates

Introduce the basic logic gates in terms of

a) their function,

b) their circuit symbol,

c) their truth table and

d) their equivalent in Boolean algebra (a mathematical method based on human reasoning which will be explained later).

 

The NOT gate or inverter.

The NOT gate is the simplest of all logic circuits. It has just one input and one output. If the input is a logic level 1 then the output is a logic level 0. Similarly if the input is 0 then the output is 1 so that the output is the inverse of the input. The circuit symbol is

1351_NOT gate or inverter.png

The truth table for a NOT gate is

A

X

0

1

1

0

The Boolean algebra equivalent is 

X-> ‾A

 

The OR gate.

The output of an OR gate is at logic level 1 when any of the inputs are high otherwise it is at logic level 0. There may be any number of inputs. The circuit symbol for a three input OR gate is

1307_OR gate.png

 

The Boolean algebra equivalent is

X = A + B + C

 

The truth table of a three input OR gate is

A

B

C

X

0

0

0

0

0

0

1

1

0

1

0

1

0

1

1

1

1

0

0

1

1

0

1

1

1

1

0

1

1

1

1

1

 

The AND gate.

The output of an AND gate is only high when all of the inputs are high, otherwise the output is low. There may be any number of inputs just like the OR gate. The circuit symbol for a three input AND gate is

 

1422_AND gate.png

 

 

The truth table for a three input AND gate is

A

B

C

X

0

0

0

0

0

0

1

0

0

1

0

0

0

1

1

0

1

0

0

0

1

0

1

0

1

1

0

0

1

1

1

1

 

The Boolean algebra equivalent is

X = A.B.C

 


Related Discussions:- Basic logic gates

Explain frame filtering, Write notes on Frame Filtering Techniques. Fr...

Write notes on Frame Filtering Techniques. Frame filtering: The most valuable function performed through bridges is frame filtering. A bridge doesn't forward a frame unles

Explain essential loop in process scheduling, Explain essential loop in Pro...

Explain essential loop in Process Scheduling . The complex part of scheduling is to balance policy enforcement along with resource optimization so as to pick the best job to run

Multiple program multiple data, Like SPMD, MPMD is actually a "high level" ...

Like SPMD, MPMD is actually a "high level" programming model that can be built upon any combination of the previously mentioned parallel programming models. MPMD applications ty

Define the unified modelling language, Define the Unified Modelling Languag...

Define the Unified Modelling Language  (UML) is used to express construct and relationships of complex systems. This was created in response to a request for proposal (RFP) fro

What is the meaining of action implementing instruction, Action implementin...

Action implementing instruction's meaning are a actually carried out by ? Ans. By instruction execution, the meaning of action implementing instruction is actually carried out.

Resolution method - artificial intelligence, Resolution Method - Artificial...

Resolution Method - Artificial intelligence: A minor miracle happened in 1965 when Alan Robinson published his resolution function. This function uses a generalized format of t

How to write good assembly programs, Preparation of writing the program ...

Preparation of writing the program 1.  Write an algorithm for your program closer to assembly language. For instance the algorithm for preceding program will be: get NUM1

Explain activities of an operating system, List the major activities of an ...

List the major activities of an operating system with respect to memory management, secondary storage management and process management. Operating system is causes for followin

What factors influences the bus design decisions, What factors influences t...

What factors influences the bus design decisions? 1.  Data Location: Device selection, address of data with in device( track, sector etc) 2.  Data transfer: Amount, rate to

Explain transmission gate-based d-latch, The Transmission-Gate input is lin...

The Transmission-Gate input is linked to the D_LATCH data input (D), the control input to the Transmission-Gate is linked to the D_LATCH enable input (EN) and the Transmission-Gate

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd