Basic characteristics and operation of mosfet, Electrical Engineering

Assignment Help:

Q. Basic Characteristics and Operation of MOSFET ?

In Figure the gate-to-source voltage is set to zero volts by the direct connection from one terminal to the other, and a voltage V DS is applied across the drain-to-source terminals. The result is an attraction for the positive potential at the drain by the free electrons of the n- channel and a current similar to that established through the channel of the JFET. In fact, the resulting current with VDS = 0 V continues to be labeled IDss, as shown in Figure.

166_Basic Characteristics and Operation.png

In Figure, VDS has been set at a negative voltage such as -1 V. The negative potential at the gate will tend to pressure electrons toward the p-type substrate (like charges repel) and attract holes from the p-type substrate (opposite charges attract) as shown in Figure.

Depending on the magnitude of the negative bias established by VDS, a level of recombination between electrons and holes will occur that will reduce the number of free electrons in the n-channel available for conduction. The more negative the bias, the higher the rate of recombination. The resulting level of drain current is therefore reduced with increasing negative bias for VDS as shown in Figure for VDS = -1V,-2V, and so on, to the pinch-off level of - 6 V. The resulting levels of drain current mid the plotting of the transfer curve proceeds exactly as described for the JFET.

For positive values of V GS' the positive gate will draw additional electrons (free carriers) from the p-type substrate due to the reverse leakage current and establish new carriers through the collisions resulting between accelerating particles. As the gate-to-source voltage continues to increase in the positive direction, the drain current will increase at a rapid rate for the reasons listed above. The  vertical spacing between the V GS = 0 V and V GS = + 1 V curves of Fig is a clear the application of a voltage V GS = + 4 V would result in a drain current of 22.2 mA, which could possibly exceed the maximum rating (current or power) for the device. As revealed above, the application of a positive gate-to-source voltage has "enhanced" the level of free carriers in the channel compared to that encountered with V GS = 0 V.


Related Discussions:- Basic characteristics and operation of mosfet

What do you mean by insurance, Q. What do you mean by Insurance? This i...

Q. What do you mean by Insurance? This is done by creating a common fund out of the contribution (known as premium) from several persons who are equally exposed to the same los

Segment is used to store interrupt, Which Segment is used to store interrup...

Which Segment is used to store interrupt and subroutine return address registers? Ans) Stack Segment in segment register is used to kept interrupt and subroutine return address

Working of a negative clamping circuit, Q. Draw and explain the working of ...

Q. Draw and explain the working of a negative clamping circuit. The clamping network shown above is a negative clamping circuit that will clamp the input signal to a negative d

Disadvantages of software defined radio, Disadvantages of SDR 1. Power ...

Disadvantages of SDR 1. Power consumption is more due to rapid switching of modes 2. Hardware design is not easy 3. Software bugs exist in the system

Electrical Machine, i have an assignment due for submission within two days...

i have an assignment due for submission within two days. It is all about transformer measurement manually and numerical results using Matlab.Is there anyone can do the job?

Simulation of a standard ic linear regulator, 1.    Introduction The ob...

1.    Introduction The objective of this assignment is to design and evaluate a stabilised discrete linear power supply. The power supply requires to be designed according to t

Explain about common channel signalling, Q. Explain about Common Channel Si...

Q. Explain about Common Channel Signalling? Common Channel Signalling (CCS), centralized maintenance and automatic faultdiagnosis and interactive human-machine interface are so

D flip-flop - latch or delay element, Q. D flip-flop - latch or delay eleme...

Q. D flip-flop - latch or delay element? The symbol for the clocked D flip-flop is shown in Figure (a), in which the two output terminals Q and ¯ Q behave just as in the SRFF,

The fundamental frequency , The frequency domain representation of a signal...

The frequency domain representation of a signal is shown  below: i. What are the fundamental frequency and the corresponding period of this signal (shown in Figure )? ii.  Pl

Determine the actual attenuation , (a) Design a passive high pass filter th...

(a) Design a passive high pass filter that has a maximally flat response with a 50  Ω resistive load. Assume that the cut-off frequency is 40 kHz and that at a frequency of 25 kHz,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd