Basic architecture of digital switching systems, Electrical Engineering

Assignment Help:

Q. Explain the basic architecture of digital switching systems. Explain in detail companding.

Ans:

A simple N X N time division space switch is displayed in Figure. Switch can be represented in an equivalence form as a two-stage network with N X 1 and 1 X N switching matrices for first and second stages corresponding as displayed in Figure. Network has one link interconnecting the two stages. Every inlet/outlet is a single speech circuit corresponding to a subscriber line. Speech is carried as PAManalogue samples or PCM digital samples, occurring at 125-µs intervals. When PAM samples are switched in a time division manner, switching is called analogue time division switching. If PCM binary samples switched, then switching is termed as digital time division switching. In Figure, the interconnected by a suitable control mechanism and speech sample transferred from the inlet to the outlet.

2406_Basic architecture of digital switching systems.png


Related Discussions:- Basic architecture of digital switching systems

Digital control system, block diagram of digital control system and explain...

block diagram of digital control system and explain each block

Control systems, Hi, What is the time response for a closed loop transfer f...

Hi, What is the time response for a closed loop transfer function:H(s) = 10/(s^2 +s +1) to delta function input?

Integrator circuit, Q. Addition and integration can be combined by the summ...

Q. Addition and integration can be combined by the summing integrator circuit shown in Figure. With the given component values and input waveforms, sketch v o when S is opened at

power system operation, AskWrite short notes on pit head generation. ques...

AskWrite short notes on pit head generation. question #Minimum 100 words accepted#

Ldax load accumulator indirect instruction , LDAX  Load Accumulator Indire...

LDAX  Load Accumulator Indirect Instruction This instruction is used to copy data  from memory  location pointed by register  pair only  BC or DE  to the accumulator  HL pair

Jfet amplifier, i want to know the all the three jfet in present and future...

i want to know the all the three jfet in present and future use and desing for each component

Explain different routing plan adopted in a network, Q. Explain different R...

Q. Explain different Routing plan adopted in a Telephone network.  Ans: Hierarchical networks are capable of handling heavy traffic where required, and at the same time us

Control, Ask The goal of this project is to model a system and to design a ...

Ask The goal of this project is to model a system and to design a controller for the system so that the closed-loop system performs satisfactorily. We want to accurately positio

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd