Basic architecture of digital switching systems, Electrical Engineering

Assignment Help:

Q. Explain the basic architecture of digital switching systems. Explain in detail companding.

Ans:

A simple N X N time division space switch is displayed in Figure. Switch can be represented in an equivalence form as a two-stage network with N X 1 and 1 X N switching matrices for first and second stages corresponding as displayed in Figure. Network has one link interconnecting the two stages. Every inlet/outlet is a single speech circuit corresponding to a subscriber line. Speech is carried as PAManalogue samples or PCM digital samples, occurring at 125-µs intervals. When PAM samples are switched in a time division manner, switching is called analogue time division switching. If PCM binary samples switched, then switching is termed as digital time division switching. In Figure, the interconnected by a suitable control mechanism and speech sample transferred from the inlet to the outlet.

2406_Basic architecture of digital switching systems.png


Related Discussions:- Basic architecture of digital switching systems

Show the direct connection or one to one topology, Q. Show the Direct conne...

Q. Show the Direct connection or one to one topology? In the one to all topology, there is a path between every node and every other node. The number of paths required is defin

Use of n-channel jfet, Q. Use of N-channel JFET? Generally, N-channel J...

Q. Use of N-channel JFET? Generally, N-channel JFETs are more commonly used than P-channel. With no voltage applied between gate and source, the channel is a wide-open path for

EDC, why biasing of bjt transistor is essential?

why biasing of bjt transistor is essential?

Merits and demerits of fixed bias, Merits: 1.      It is very simple to...

Merits: 1.      It is very simple to shift the operating point anywhere in the active region by just changing the base resistor (R B ). 2.      A very small number of compon

Design a circuit using op-amp amplifier, Design a circuit using op-amp that...

Design a circuit using op-amp that will reject the 60kHz power line noise and also reject high signal frequency above 800Khz. The stop-band width around the 60kHz centre frequency

Working of r digital to analog converter, 2 n -R D/A CONVERTER An n-bit...

2 n -R D/A CONVERTER An n-bit 2 n -R D/A converter needs 2 n resistors of equal value R and (2 n+1 -2) analog switches. A 3-bit 2 n -R D/A converter is shown in Figure, which

Turn off time - thyristor, Turn off Time The time  interval  between...

Turn off Time The time  interval  between  the instant when  the SCR  current  has  decreased to zero  after external  switching  of the SCR  voltage  circuit  and the  inst

Circuit realization of the srff, Q. You are to construct a modified truth t...

Q. You are to construct a modified truth table for the circuit realization of the SRFF shown in Figure. As indicated in the text, you guess an output and then go back ato check it

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd