Basic architecture of digital switching systems, Electrical Engineering

Assignment Help:

Q. Explain the basic architecture of digital switching systems. Explain in detail companding.

Ans:

A simple N X N time division space switch is displayed in Figure. Switch can be represented in an equivalence form as a two-stage network with N X 1 and 1 X N switching matrices for first and second stages corresponding as displayed in Figure. Network has one link interconnecting the two stages. Every inlet/outlet is a single speech circuit corresponding to a subscriber line. Speech is carried as PAManalogue samples or PCM digital samples, occurring at 125-µs intervals. When PAM samples are switched in a time division manner, switching is called analogue time division switching. If PCM binary samples switched, then switching is termed as digital time division switching. In Figure, the interconnected by a suitable control mechanism and speech sample transferred from the inlet to the outlet.

2406_Basic architecture of digital switching systems.png


Related Discussions:- Basic architecture of digital switching systems

Basic circuit elements, Define inductance.Explain the classification of ind...

Define inductance.Explain the classification of inductors

Find the corresponding energy, Q. Consider a pair of coupled coils as shown...

Q. Consider a pair of coupled coils as shown in Figure of the text, with currents, voltages, and polarity dots as indicated. Show that the mutual inductance is L 12 = L 21 = M by

Determine the required voltage at the high-voltage terminals, Q. A 20-kVA, ...

Q. A 20-kVA, 2200:220-V, 60-Hz, single-phase transformer has these parameters: Resistance of the 2200-V winding R1 = 2.50  Resistance of the 220-V winding R2 = 0.03  Lea

Resistance of 1200 m of copper cable, Verify the resistance of 1200 m of co...

Verify the resistance of 1200 m of copper cable having a diameter of 12 mm if the resistivity of copper is 1.7 x 10-8 Ωm

Is the quantizer midriser or midtread, Q. The quantum levels of a quantizer...

Q. The quantum levels of a quantizer are separated by the step size δv = 0.2 V, with the lowest and highest levels of-3.3 V and +3.3 V, respectively. A sequence ofmessage sample

FET, shockely equation?

shockely equation?

Determine voltage on the self-biased n-channel, Measurements made on the se...

Measurements made on the self-biased n-channel JFET shown in Figure are V GS =-1 V, I D = 4 mA; V GS =-0.5V, I D = 6.25 mA; and V DD = 15 V. (a) Determine V P and I DSS .

Equivalent circuit of a field-effect transistor, Q. The circuit shown in Fi...

Q. The circuit shown in Figure is the equivalent circuit of a field-effect transistor (FET) amplifier stage. (a) Determine the y-parameters. (b) For values of µ = g m /g d >

Input output operations , Input Output Operations Many times microproc...

Input Output Operations Many times microprocessor has to  accept data  from input port and send data to  output  port to  interact with the  real world. Input  port is  tri st

RC coupled transistor amplifier., why we plot graph to find bandwidth is dr...

why we plot graph to find bandwidth is drawn b/w av/avmax v/s frequency not av v/s frequency?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd