Basic architecture of computer system, Computer Engineering

Assignment Help:

Q. Basic Architecture of computer system?

Replacing the ALU and CU (i.e., CPU) of Figure by a microprocessor, and storing instructions and data in the same memory, one arrives at a stored-program computer or a microcomputer. A bus, which is a set of wires carrying address, data, and control signals, is employed for interconnecting themajor components of amicrocomputer system.The address lines are unidirectional signals that specify the address of a memory location of an I/O device. With a typical 24-bit address bus, the microprocessor can access 224 (over 16 million) memory locations.

2497_Architecture.png

Memory is generally organized in blocks of 8, 16, or 32 bits. The data bus is a bidirectional bus, varying in size from 8 to 32 bits, which carries data between the CPU, MU, and I/O units. The control bus provides signals to synchronize the memory and I/O operations, select either memory or an I/O device, and request either the read or the write operation from the device selected. While there are virtually countless variations in microprocessor circuit configurations, the system architecture of a typical microprocessor is shown in Figure. The arithmetic logic unit (ALU) accepts data from the data bus, processes the data as per program-storage instructions and/or external control signals, and feeds the results into temporary storage, from which external control and actuator control functions can be performed. The accumulators are parallel storage registers used for processing the work in progress, temporarily storing addresses and data, and housekeeping functions. The stacks provide temporary data storage in a sequential order and are of use during the execution of subroutines. A subroutine is a group of instructions that appears only once in the program code, but can be executed from different points in the program. The program counter is a register/counter that holds the address of the memory location containing the next instruction to be executed. The status register contains condition-code bits or flags (set to logic 1 or logic 0, depending on the result of the previous instruction) that are used to make decisions and redirect the program flow. The control unit (CU), which consists of the timing and data-routing circuits, decodes the instruction being processed and properly establishes data paths among the various elements of the microprocessor. Interconnections may take the form of gates that the control section enables or disables according to the program instructions. That is to say, programming at the machine-language level amounts to wiring with software instead of hard-wired connections.


Related Discussions:- Basic architecture of computer system

Which type of web document is run at the client site, Which type of web doc...

Which type of web document is run at the client site? Active web document is a type of web document is run at client side.

An append structure with pooled or cluster tables, Can we include customizi...

Can we include customizing include or an append structure with Pooled or Cluster tables? No.

How do you ensure that our records are scanned accurately, How do you ensur...

How do you ensure that our records are scanned accurately? Not only do we have a highly trained and capable staff, we also have quality controls in place to make sure your reco

Accept commands from the user, Your shell must accept commands from the use...

Your shell must accept commands from the user. The first step to implement this will be reading a line of input. This section will focus on what to do with the line of input after

Illustrate the working of encoders, Q. Illustrate the working of Encoders? ...

Q. Illustrate the working of Encoders? An Encoder performs reverse function of decoder. An encoder has 2n input lines and 'n' output line. Let's see 8 ×3 encoder that encodes 8

Network, Give an intuitive explanation of why the maximum throughput, for s...

Give an intuitive explanation of why the maximum throughput, for small beta, is approximately the same for CSMA slotted Aloha and FCFS splitting with CSMA. Show the optimal expecte

Explain semaphore, What is a semaphore? Semaphore: It is a synchroniz...

What is a semaphore? Semaphore: It is a synchronization tool which gives a general-purpose solution to controlling access to critical sections.

The complexity of adding two matrices, T he complexity of adding two matric...

T he complexity of adding two matrices of order m*n is mn

What are delay systems in telecommunication networks, What are delay system...

What are delay systems in telecommunication networks? Delay System: A class of telecommunication networks like data a network that places the call or message arrivals in a qu

What is mqseries channel, Channel means logical communication link. There a...

Channel means logical communication link. There are two parts of channels a) Message channel, b) MQI channel   1) Mesage channel use for communication among QMgr to Q

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd