Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Give the formula for the average access time experienced by the processor in a system with 2 levels of caches.
Ans: Formula is for the average access time experienced by the processor in a
system having two levels of caches is described follow:
tave = h1C1+(1-h1)h2C2+(1-h1)(1-h2)M
h1=> hit rate in the L1 cache
h2= > hit rate in the L2 cache
M=> it's time to access information in the main memory
C1=> it's for time to access information in the L1 cache
C2=> it's for time to access information in the L1 cache
Explain Hit and Miss?
Ans. The performance of cache memory is often measured in terms of a quantity is said hit ratio. When the CPU refers to memory and finds the word in cache, it is said hit. If the word is not found in cache, then it is in primary memory and it counts as a miss.
The output of SR flip flop when S=1, R=0 is ? Ans. When for the SR flip-flop S=set i/p R=reset i/p, as S=1, R=0, Flip-flop will be set means output will be one.
Program: A good illustration of code conversion: Write a program to convert a; 4-digit BCD number into its binary equivalent. BCD number is stored as a; word in memory location kno
Instruction Issue degree : The major concept in superscalar processing is how many instructions we can issue per cycle. If we issue k number of instructions per cycle in a supersca
Q. Explain about of Unicode? This is a newer International standard for character representation. Unicode offers a unique code for each character irrespective of Program, platf
What is GDPro and MagicDraw UML GDPro : This is a full suite of code management tools and UML. MagicDraw UML: UML diagrams fully support this: MagicDraw RConverter a
Q. Example on Cyclic Distribution of data? !HPF$ PROCESSORS P1(4) !HPF$ TEMPLATE T1(18) !HPF$ DISTRIBUTE T1(CYCLIC) ONTO P1 The result of these instructions is display
voltage,current and power relation in a delta connection
Q. Explain about Combinational Circuits? Combinational Circuit is one of the models for parallel computers. In interconnection networks, different processors correspond with ea
Q. Design an OR to AND gates combinational network for the following Boolean expression: ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don
Q Consider the following expression. Assume that complement inputs are available. F(A,B,C,D) = ∑m (1,2,6,9,10,14) + ∑d (4,7,8,11,12) a. Find minimal expression for SOP. Draw
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd