Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Give the formula for the average access time experienced by the processor in a system with 2 levels of caches.
Ans: Formula is for the average access time experienced by the processor in a
system having two levels of caches is described follow:
tave = h1C1+(1-h1)h2C2+(1-h1)(1-h2)M
h1=> hit rate in the L1 cache
h2= > hit rate in the L2 cache
M=> it's time to access information in the main memory
C1=> it's for time to access information in the L1 cache
C2=> it's for time to access information in the L1 cache
Explain Hit and Miss?
Ans. The performance of cache memory is often measured in terms of a quantity is said hit ratio. When the CPU refers to memory and finds the word in cache, it is said hit. If the word is not found in cache, then it is in primary memory and it counts as a miss.
I²C TECHNOLOGIES The I2C protocol bus is two bi-directional wires, serial data (SDA) and serial clock (SCL), that transmit information between the devices connected to the bus.
What are the factors determine the control signals? Contents of the control step counter Contents of the instruction register Contents of the condition code flag
Q. Task Information Displays in Search-based tools? Task Information Displays principally give visualization of different locations in parallel program where bottlenecks have o
Senior management has requested a status update on the workstation installation project. As a part of this update, managers have requested that you present an Earned Value analysi
I need help coming with an idea for BSCE final project, which is solvable in about a semester
Q. Characteristics of input- output channels? The I/O channel represents an extension of DMA concept. An I/O channel has ability to execute I/O instructions that gives complete
In digital ICs, Schottky transistors are preferred over normal transistors because of their ? Ans. Lower propagation delay in digital ICs, as shottky transistors reduce
Explain ISDN Addressing with a example. A sub address, though a part of the ISDN address, is not seems as an integral part of the numbering scheme. Sub-address is carried in a
Shared Memory Shared Memory refers to memory component of a computer system in which the memory can accessed directly by any of the processors in the system. Distributed
Find the minimum SOP and POS expression for the following functions using Karnaugh Map and realize the expression using appropriate gates. Also realize SOP form using NAND-to-NAND
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd