Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Give the formula for the average access time experienced by the processor in a system with 2 levels of caches.
Ans: Formula is for the average access time experienced by the processor in a
system having two levels of caches is described follow:
tave = h1C1+(1-h1)h2C2+(1-h1)(1-h2)M
h1=> hit rate in the L1 cache
h2= > hit rate in the L2 cache
M=> it's time to access information in the main memory
C1=> it's for time to access information in the L1 cache
C2=> it's for time to access information in the L1 cache
Explain Hit and Miss?
Ans. The performance of cache memory is often measured in terms of a quantity is said hit ratio. When the CPU refers to memory and finds the word in cache, it is said hit. If the word is not found in cache, then it is in primary memory and it counts as a miss.
how can compare alphabates of two words in c programming ?????
DHCP stands for? DHCP that is stands for Dynamic Host Configuration Protocol.
Suppose you have to develop an error recovery protocol for a link that is unreliable and delay sensitive, which of the following protocol would you choose? (i) Stop & wait.
Give example of bus and memory transfer For example, the read operation for transfer of a memory unit M from address register AR to another data register DR can be illustrated
Define memory cell? A memory cell is capable of storing single bit of information. It is usually organized in the form of an array
There is a pebble merchant. He sells the pebbles, that are used for shining the floor. His main duty is to take the length of the room’s sides. But he sometimes mistakes doing that
Which is most general phase structured grammar? Context – Sensitive is most common phase structured grammar.
Within the Microelectronics centre we support the following microcontrollers 68HC11, 80C51 and the PIC16C5xx series; we have a set of software tools and emulators to help debug hig
Define busy waiting and spinlock. When a process is in its critical section, any other process that tries to enter its critical section must loop continuously in the entry cod
Write short note on Associated vs. Common channel signaling. Associated vs Common channel signalling: The out band signalling suffers from the very restricted bandwidth.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd