Average access time experienced by the processor, Computer Engineering

Assignment Help:

Give the formula for the average access time experienced by the processor in a system with 2 levels of caches.

Ans: Formula is for the average access time experienced by the processor in a

system having two levels of caches is described follow:

               tave = h1C1+(1-h1)h2C2+(1-h1)(1-h2)M

h1=> hit rate in the L1 cache

h2= > hit rate in the L2 cache

M=> it's time to access information in the main memory

C1=> it's for time to access information in the L1 cache

 C2=>  it's for time to access information in the L1 cache

Explain Hit and Miss?

Ans. The performance of cache memory is often measured in terms of a quantity is said hit ratio. When the CPU refers to memory and finds the word in cache, it is said hit. If the word is not found in cache, then it is in primary memory and it counts as a miss.


Related Discussions:- Average access time experienced by the processor

Explain implementation techniques, Explain Implementation techniques Im...

Explain Implementation techniques Implementation techniques(e.g. remote invocation, HTTP). An event-based cooperation can be executed using message passing or it can  be based

Name the languages introduced in second generation, Name the languages intr...

Name the languages introduced in second  generation During  the time of  second  generation  many  high  level  programming  languages  were introduced, such as FORTRAN (1956),

What is spread spectrum, Question: (a) In order to encourage the develo...

Question: (a) In order to encourage the development mobile technologies, Europe has opted for standardisation. What is the rationale behind this? Provide concrete examples of h

Logical representations, Logical Representations: If all human beings ...

Logical Representations: If all human beings spoke the same language, there would be a much more less misunderstanding in the world. The problem regarding with software engine

What is synchronous reset, What is Synchronous reset? Synchronous reset...

What is Synchronous reset? Synchronous reset: Synchronous reset logic will synthesize to smaller flip-flops, mainly when the reset is gated along with the logic generating t

Explain real time operating system, Explain Real Time Operating System? ...

Explain Real Time Operating System? Real time operating System: A real-time operating system has suitably-defined, fixed time constraints. Processing should be done in the d

Safety argument for good design, So far we have considered the problems of ...

So far we have considered the problems of poor ID in terms of the loss of productivity and efficiency to business. There is another important aspect to consider: the issue of safet

What is indexed addressing, What is Indexed addressing The location of ...

What is Indexed addressing The location of data is calculated as sum of an address specified by one of previous methods, and value of an index register. This allows an array of

Explain SR latch using nor gates, Q. Explain SR Latch using NOR gates? ...

Q. Explain SR Latch using NOR gates? Let's inspect the latch more closely.   i. Suppose initially 1 is applied to S leaving R to 0 at this instance. The instant S=1 output o

E- commerce technology and web design, In this assignment, you are required...

In this assignment, you are required to develop part of a B2C e-Commerce site which is an online movie reservation system for a multiplex theatre. Through the developed site, the u

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd