Aussie wine tours awt, Computer Engineering

Assignment Help:

Business Narrative

Aussie Wine Tours (AWT) conduct tours of the wineries of Victoria's Yarra Valley wine region. The tours take place on the last Sunday of each month. Currently there are seven alternative wine tours. The Old Wineries tour, the White Wine tour, the Red Wine tour, the Sparkling Wine tour and so on. Not all tours are offered on each of the Sundays. The schedule depends upon the availability of the wineries, the availability of the tour leaders and the public interest.

Each wine tour event runs for 3-6 hours. Each wine tour event is lead by a single wine expert.

No two events for the same tour can occur on the same day.

AWT have a number of printed wine tour brochures - one for each wine tour on offer. Whenever a brochure is sent AWT records the date that brochure is sent. The person the brochure is sent to is added to the AWT's list of customers and is assigned a customer number. AWT also record the customers name and address. Obviously, not all customers who request a brochure participate in any of the wine tours.

Many customers book places on a wine tour event. Each wine tour event has a price. Wine tour events sometimes include a meal. This obviously increases the price of such an event. AWT record which tour event a customer has booked on and whether payment has been made (customers may not make partial payments). Each customer attending a wine tour event must have a separate booking. E.g. A husband and wife attending a tour event will require two bookings.

AWT have a number of gifts available for participants attending tour events. Generally, three or four gifts are offered to participants of a tour event. The gifts on offer are often decided by the wine expert leading the event. On the day of the event, each participant may choose a maximum of two gifts. AWT records which gifts a participant chooses on a particular tour event. (Note: You are not expected to limit the number of gifts selected by a customer. This would normally be programmatically solved using a Stored Procedure, Trigger, or some other programming technique).


Related Discussions:- Aussie wine tours awt

Differentiate between worms and boot-sector viruses, Question: (a) Pro...

Question: (a) Program instructions and data are brought into memory first, in order to be executed. Explain how the CPU enables an instruction to be executed? (b) Describe

Define TII, TII stands for? Ans. TII stands for Table of incomplete ins...

TII stands for? Ans. TII stands for Table of incomplete instructions.

Address translation - computer architecture, Address translation: ...

Address translation: Compiler time : If it is known in advance that a program will reside at a particular location of primary memory, and then the compiler can be told to

What is pli, What is PLI Programming  Language  Interface  (PLI)  of  V...

What is PLI Programming  Language  Interface  (PLI)  of  Verilog  HDL  is  a  mechanism  to  interface  Verilog programs  with  programs  written  in  C  language.  It also pro

Explain concurrent sharing, Explain Concurrent sharing. Concurrent s...

Explain Concurrent sharing. Concurrent sharing: Some number of programs may share a file concurrently. While this is the case, this is essential to ignore mutual interferen

Illustrate abstract class, What is an abstract class? Please, expand by exa...

What is an abstract class? Please, expand by examples of using both. Explain why?   Abstract classes are closely related to interfaces. They are classes that cannot be instanti

Determine the primary memory of the server, Determine the primary memory of...

Determine the primary memory of the server The keys used for accessing the server are held at a secret location in the primary memory of the server. This area or location is hi

Microprocessors Instruction sets, Write a program to mask bits D3D2D1D0 and...

Write a program to mask bits D3D2D1D0 and to set bits D5D4 and to invert bits D7D6 of the AX register.

Cache misses - computer architecture, Cache Misses Compulsory misse...

Cache Misses Compulsory misses -  it is caused by initial access to a block that has never been in the cache (also called cold start misses Capacity miss - it is cause

What are the largest UDP messages, What are the largest UDP messages that c...

What are the largest UDP messages that can fit into single Ethernet frame? UDP utilizes IP for delivery. As ICMP UDP packet is encapsulated in IP datagram. Therefore entire UDP

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd