Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Monostable delay in matlab, how to implement monostable delay in matlab sim...

how to implement monostable delay in matlab simulink environment? [email protected]

Find the small-signal equivalent circuit parameters, Given that a BJT has β...

Given that a BJT has β = 60, an operating point defined by I CQ = 2.5 mA, and an Early voltage V A = 50 V. Find the small-signal equivalent circuit parameters g m , r o , and rπ.

Show twos complement addition, Q. Can you explain Twos complement addition?...

Q. Can you explain Twos complement addition? 2's Complement Addition Two's complement addition follows the same rules as binary addition. For example, 5 + (-3)  =  2

Impedance / DUTT, 3) The impedance for a 120 km, 230-kV line is given as j ...

3) The impedance for a 120 km, 230-kV line is given as j 0.9 ohm/km and j 0.6 ohm/km for self and mutual terms respectively; resistance is neglected. The mho characteristic for the

Reasons for the augmentation of electromagnetic radiation, Question: Ge...

Question: General EMC Knowledge (a) Give 2 reasons for the augmentation of electromagnetic radiation in urban regions. (b) Pointe aux Diable bears its name due to the a

What is holographic microscopy, Holography In 1947, Denis Gabor invent...

Holography In 1947, Denis Gabor invented a different type of photography, know as holography. He named this new technique wave front construction. According to this technique

Determine the analog output voltage, Q. Analyze the 2-bit R-2R ladder-netwo...

Q. Analyze the 2-bit R-2R ladder-network D/A converter, and corresponding to binary 01, 10, and 11, obtain the equivalent circuits and determine the analog output voltage as a frac

Obtain the sop expression, Q. Given the K map of a logic function as shown ...

Q. Given the K map of a logic function as shown in Figure, in which ds denote don't-care conditions, obtain the SOP expression.

Short note on armature reaction., Armature Reaction in DC Generator:  Arma...

Armature Reaction in DC Generator:  Armature reaction is the effect of magnetic flux set up by armature current upon the distribution of flux under the main poles.

Show the overflow of arithmetic operations, Q. Show the Overflow of arithme...

Q. Show the Overflow of arithmetic operations? A circumstance takes place because the magnitude of the results of arithmetic operations has become too large for the fixed word

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd