Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Design mux, Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

Schematic symbols, Schematic Symbols The junction gate field-effect t...

Schematic Symbols The junction gate field-effect transistor or JFET gate is sometimes drawn in the middle of the channel (in place of at the drain or source electrode as in t

Cpopy 16 bit data register pair , cpopy 16 bit data  Register pair E...

cpopy 16 bit data  Register pair Example  : Copy  16 bit  data 3 E 21H  in register pair BC Solution   :The  statement  is LXI B 3E 21H 16  bit data  3E 21H in reg

Obtain an expression for the closed-loop transfer function, Q. A noninverti...

Q. A noninverting op-amp circuit and its closed-loop representation are given in Figure. Obtain an expression for the closed-loop transfer function H(ω) = Y (ω)/X(ω) and comment on

Motor., if load is removed so which motor will run fast? series or shunt?

if load is removed so which motor will run fast? series or shunt?

What is ringer circuit in telephone hand set, Q. What is Ringer Circuit in ...

Q. What is Ringer Circuit in telephone hand set? Purpose of the ringer is to alert destination party of incoming calls. Audible tone from the ringer should be load enough to be

Pn-junction under bias, Q. pn-Junction under Bias? Let an external sour...

Q. pn-Junction under Bias? Let an external source be connected between the p- and n-regions, as shown in Figure (a). (b) shows the circuit representation of the pn-junction or

Working of on - off hook circuit in telephone hand set, Q. Working of On - ...

Q. Working of On - off hook circuit in telephone hand set? On/off hook circuit (sometimes termed as a switch hook) is nothing more than a simple single-throw, double-pole (STDP

Determine the current and voltage in given network, Q. For a part of the ne...

Q. For a part of the network shown in Figure, given that i 1 = 4A; i 3 (t) = 5e -t , and i 4 (t) = 10 cos 2t, find v 1 , v 2 , v 3 , v 4 , i 2 , and i 5 .

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd