Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Balanced score card or bsc, Balanced Score Card or BSC We see in which...

Balanced Score Card or BSC We see in which the traditional model does not reflect the significance of intangible assets, their capturing and measuring mechanism and does not r

Reverse recovery characteristics, Reverse Recovery Characteristics At t...

Reverse Recovery Characteristics At the end of forward  conduction in diode  reverse current  flows for  a short  time. The  device  doesn't  attain its full blocking  capabili

How many types of buses are, There are three types of buses. Address bu...

There are three types of buses. Address bus: This is used to carry the Address to the memory to get either Instruction or Data. Data bus : This is used to take the Data from

Explain braking mode of rotating machines, Q. Explain braking mode of rotat...

Q. Explain braking mode of rotating machines? The braking mode has both mechanical and electric energy input. The total input is dissipated as heat. The machine is driven by th

Customer service management, Customer Service Management CRM involves ...

Customer Service Management CRM involves several activities related to planning - both long terms and short terms, measurement and control, improvement and innovation of all a

Evaluate the transfer function for multi loop control system, Q. The block ...

Q. The block diagram of Figure represents a multi loop control system. (a) Determine the transfer function C(s)/R(s). (b) For G 2 G 3 H 2 = 1, evaluate C(s)/R(s).

What do you mean by fm stereo, Q. What do you mean by FM Stereo? IT  sh...

Q. What do you mean by FM Stereo? IT  shows the block diagram of an FM stereo transmitter and an FM stereo receiver. The following notation is used: • f L (t), fR(t): Left a

Conductivity, what is the conductive material property''s?

what is the conductive material property''s?

Digital electronics logic family, For a given logic family, consider VOL = ...

For a given logic family, consider VOL = 0.25V and VOH = 5 V . For a given circuit, VIL = 0.96 V and VIH = 2.18 V. Find the largest positive-going and largest negative-going nois

Explain isolated i/o scheme, Explain isolated I/O scheme. In I/O mapped...

Explain isolated I/O scheme. In I/O mapped I/O scheme the addresses allocated to memory locations can also be assigned to I/O devices. Because the same address may be assigned

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd