Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Characteristics of an n-channel enhancement mosfet, Q. Find idealized expre...

Q. Find idealized expressions for the active and ohmic states and sketch the universal characteristics of an n-channel enhancement MOSFET operated below breakdown.

Tri state devices, Tri State Devices Tri  State  devices have three  st...

Tri State Devices Tri  State  devices have three  states logic 1  logic  0 and high  impedance. A tri state device ( Buffer/ Inverter) has three  lines output  enable as shown

Describe common-mode rejection ratio, Q. Describe Common-Mode Rejection Rat...

Q. Describe Common-Mode Rejection Ratio ? When there is a common-mode input voltage, i.e., when the input signals are equal and greater than zero, the output voltage of an idea

Magnet, Magnetic materials

Magnetic materials

Revenue protection and technology interventions in metering, Revenue Protec...

Revenue Protection and Technology Interventions in Metering The power supply industry has reached an impasse where urgent steps are needed to improve the financial health of t

Cross-subsidy and multi-year tariff - electricity policies, Cross-subsidy:...

Cross-subsidy: The policy gives clarity on determination of cross-subsidy and additional surcharges for open access to consumers and lays down a timeframe for rationalization

Methods of material handling, Q. Show the Methods of material handling? ...

Q. Show the Methods of material handling? Methods of material handling during operations and maintenance activities shall be considered for all facilities to ensure that the fi

Give the alternate functions for the port pins of port3, Give the alternate...

Give the alternate functions for the port pins of port3? RD - Read data control output. WR - Write data control output. T1 - Timer / Counter1 external input or test pin.

Analog Filters, Each of the following functions is abs(H(jw))^2 of a certai...

Each of the following functions is abs(H(jw))^2 of a certain network function H(s). Obtain all the possible H(s) for each given abs(H(jw))^2. [(w^4)+25]/[(w^4)+(12w^2)+49]

Explain p - n junction, Explain P - N junction. P - N junction: If a ...

Explain P - N junction. P - N junction: If a p- type semiconductor is properly joined to an n-type semiconductor the contact surface that formed is termed as p-n junction. Th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd