Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Voltage, Voltage, current, and charge control: The collector-emitter c...

Voltage, current, and charge control: The collector-emitter current can be seen as being controlled through the base-emitter current (current control), or through the base-emi

Determine the antennas radiated power, Q. A transmitter is connected to an ...

Q. A transmitter is connected to an antenna by a transmission line for which ¯ Z 0 = R 0 = 5 0 . The transmitter source impedance is matched to the line, but the antenna is kno

Determine the antennas power gain and beamwidth, Q. A paraboloidal antenna ...

Q. A paraboloidal antenna has an aperture ef?ciency of 0.6 and a diameter D = 100λ at 6 GHz. Illumination by the feed is such that the beamwidths of the principal-plane secondary p

Canonical sum-of-products form, Q. The truth table for F(A,B,C) = mi (2, 3,...

Q. The truth table for F(A,B,C) = mi (2, 3, 4 5) is as follows: (a) Express F in a canonical sum-of-products form. (b) Minimize F in an SOP form, and obtain a possible realiz

Direct current charging and discharging circuit, 1. The circuit shown belo...

1. The circuit shown below is a DC charging and discharging circuit. a. At t = 0 sec, switch S1 is thrown to position 1 ("pos1"). Write the mathematical expressions for V

Write short note on a negative clamper, Q. Write short note on a negative c...

Q. Write short note on a negative clamper ?   A circuit which places the negative peak of a signal at a desired level is known as a negative clamper (1). During the

Explain the tap changing transformers, Explain the Tap Changing Transformer...

Explain the Tap Changing Transformers? This is the most popular form of voltage control at all voltage levels. It is based on changing the turns ratio of the transformer, hence

Analog circuit, What is the disadvantages of diodes as a series element in ...

What is the disadvantages of diodes as a series element in a clipper?

Indirect addressing , Indirect Addressing In this  addressing  mo e al...

Indirect Addressing In this  addressing  mo e also ne  of the  operands is the  stored in the memory. The memory  address of the  operand  is specified  by the  register pair.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd