Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Compute the primary current and the braking torque, A three-phase, wye-conn...

A three-phase, wye-connected, 400-V, four-pole, 60-Hz induction motor has primary leakage mpedance of 1 + j2  and secondary leakage mpedance referred to the primary at standstill

How does a mosfet amplify electrical signals, Q. How does a MOSFET amplify ...

Q. How does a MOSFET amplify electrical signals? While a minimum requirement for amplification of electrical signals is power gain, one finds that a device with both voltage an

generator, diagram of static generator

diagram of static generators

Show how a 16-to-1 multiplexer implement the logic function, Q. Show how a ...

Q. Show how a 16-to-1 multiplexer can be used to implement the logic function described by the following truth table.

What is the need for bias stabilization in bjt, Q. What is the need for bia...

Q. What is the need for bias stabilization in BJT? BJT or bi-polar junction transistor is a three terminal, two junction semiconductor device and the conduction is due to the m

Explain fundamentals of load flow analysis, Explain Fundamentals of Load Fl...

Explain Fundamentals of Load Flow Analysis The calculation of electrical power system load flow or current flow is a problem which has no direct solution. It is not that a solu

Calculate the diameter of the core, A step index multi mode fibre along wit...

A step index multi mode fibre along with numerical aperture of 0.2 supports approximately 1000 modes at an 850µm wavelength. Calculate a) What is the diameter of the core? b)

Sketch the output waveform for the synchronous counter, Q. Consider a serie...

Q. Consider a series-carry synchronous counter with T flip-flops shown in Figure in which the AND gates carry forward the transitions of the flip-flops, thereby improving the speed

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd