Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

External frequency compensation of operational amplifier, Q. External Frequ...

Q. External Frequency Compensation of operational amplifier? For applications requiring a more extended high-frequency response, there are op amps with no internal compensation

Positive edge triggered d flip flop , Positive  Edge Triggered D Flip Flop...

Positive  Edge Triggered D Flip Flop In this type  of D flip Flop  ( 7475)  shown in figure  the output changes with  positive  edge  of the CLK when CLK  changes  from 0 to 1

What is assembler, What is assembler? Assembler: An assembler or macr...

What is assembler? Assembler: An assembler or macro-assembler usually forms a part of the operating system. This translates an assembly language program into machine language

Classify the magnetic materials, Classify the magnetic materials into diama...

Classify the magnetic materials into diamagnetic, paramagnetic, ferromagnetic and ferrimagnetic materials. Also give examples of each. Classification of magnetic materials:-

Stack operation, Stack Operation Stack is a group of memory  locations...

Stack Operation Stack is a group of memory  locations which  are part of the  same read write memory  used for  storing  data  temporarily  during the execution of the  progra

DC generator, define all the symbols with their units of DC generater

define all the symbols with their units of DC generater

Explain resistance-capacitance coupling, Q. Explain Resistance-capacitance ...

Q. Explain Resistance-capacitance coupling? It is the most commonly used coupling in discrete device amplifier as it is least expensive and has satisfactory frequency response.

Explain the working of rectifier circuits, Q. Explain the working of Rectif...

Q. Explain the working of Rectifier Circuits? A simple half-wave rectifier using an ideal diode is shown in Figure(a). The sinusoidal source voltage v S is shown in Figure (b)

Explain aas instructions in 8086 family, Explain AAS instructions in 8086...

Explain AAS instructions in 8086 family with example and their effect on flag. AAS: it is stands for ASCII adjust after subtraction; this is used to adjust the AX register l

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd