Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Design an appropriate system, From a source with P in = 2.4 mW, we want to...

From a source with P in = 2.4 mW, we want to get P out = 60 mW at a distance l = 20 km from the source. α for the transmission line is given to be 2.3 dB/km. The available amplif

Comperators, How to build a 6 bit comparator?

How to build a 6 bit comparator?

Give some applications of manganin, Give some applications of manganin. ...

Give some applications of manganin. Manganin is alloy of nickel, copper and manganese. This is used shunts in measuring instruments, for making their coils and for making pr

Find the cutoff frequency, Q. A rigid 50- coaxial transmission line has ai...

Q. A rigid 50- coaxial transmission line has air as dielectric. If the radius of the outer conductor is 1 cm, find the cutoff frequency

Determine the rotor speed, A four-pole, three-phase inductionmotor is energ...

A four-pole, three-phase inductionmotor is energized from a 60-Hz supply. It is running at a load condition for which the slip is 0.03. Determine: (a) The rotor speed in r/min.

What is the difference between a tem mode and a te mode, Q. (a) What is the...

Q. (a) What is the difference between a TEM mode and a TE mode? (b) Explain the terms "cutoff wavelength" and "dominant mode" as applied to waveguides. Find the cutoff wavelengt

Calculate the ratio v/i for an ideal diode, Q. Assuming the diode to obey I...

Q. Assuming the diode to obey I = IS (e V/0.026 -1), calculate the ratio V/I for an ideal diode with I S = 10 -13 A for the applied voltages of -2,-0.5, 0.3, 0.5, 0.7, 1.0, and

Draw the re-model for the circuit, Draw the re-model for the circuit given ...

Draw the re-model for the circuit given in figure and calculate: a). The input impedance (β=100), b). The output impedance (r0 = 50 kΩ) and c). The mid-band collector-base

Explain current-to-current amplifier, Q. Explain Current-to-Current Amplifi...

Q. Explain Current-to-Current Amplifier ? The circuit given in Figure is to amplify a current fed to the input of the op amp. Applying KCL at Y, i 1 + i S = i o S

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd