Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.
The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.
The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e. F = 1 / n x propagation delay where n = number of stages, propagation delay of one JK
A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes. F = 1/ Propagation delay
Q. what is frequency synthesized signal generator? Describe its circuit in detail. OR Give the circuit details of frequency synthesizer also explain its working. OR
WHAT IS FET
how to analyse this circuit
Q. The response y(t) of a linear system to a unit-step excitation is y(t) = (4 - 10e -t + 8e -2t )u(t). (a) Find the system function. (b) Find the frequency at which the fo
Q. Explain workinf of colpitts oscillator? When the collector supply voltage V cc is switched on, the capacitors C1 and Cz are charged. These capacitors C1 and Cz discharge thr
What is meant by doping? How does it affect a semiconductor? Doping: The process through which an impurity is added to semiconductor is termed as doping. A semiconductor to th
i. Each computer related to the public internet has a unique Internet Protocol address caleed as the IP address. The IP address is a 32-bit address. What is the maximum number of c
Find the current flow through each resistor using mesh analysis for the circuit below. Step : Determine the number of common nodes and reference node within the network
Common base configuration: for pap transistor connection for common base operation is as follow: common base means base is common to both input and output side of configurati
Explain the construction and working of a calomel electrode?
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd