Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.
The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.
The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e. F = 1 / n x propagation delay where n = number of stages, propagation delay of one JK
A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes. F = 1/ Propagation delay
What is reading mechanism of a 3 phase meter?
Q. Design the high-pass filter shown in Figure (by determining C) to have a half-power frequency of 1 MHz.
Q. Obtain a block diagram of a shift-left/right register using D flip-flops. Q. Design a 4-bit universal shift register. Q. (a) Show a block diagram of an SRFF connected to s
With respect to serial communication define the half duplex. Half Duplex Transmission: A channel of half duplex can send and receive, but not at same time. It's like a one-la
Q. Determine the voltages V x using voltage division and equivalent resistor reductions for the circuits shown in Figure.
Note transducers convert a physical quantity from one form to another. The case below illustrates a typical moving coil meter that converts a current into a mechanical a
Q. What are the basic operations of MOSFET? The gate to source voltage is set to zero volts by the direct connection from one terminal to the other,and a voltage Vds is applie
(a) Some antennas have a physical aperture area A that can be identified and is related to the effective area A e by A e = ρ a A, where ρ a is known as the aperture efficiency.
Aims of the Tariff Policy - electricity policies: The aims of the National Tariff Policy are to: 1. Ensure availability of electricity to consumers at reasonable and compet
Half-wave rectifier: A half-wave rectifier will just only give one peak per cycle and for this reason and other reasons is only employed in extremely small power supplies. A f
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd