Asynchronous and synchronous logic design, Electrical Engineering

Assignment Help:

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay


Related Discussions:- Asynchronous and synchronous logic design

Basic macroeconomic policy trilemma for open economies, Q. Explain th...

Q. Explain the basic macroeconomic policy trilemma for open economies. Answer: Of three goals mainly countries share - independence in financial policy and stability in t

Enhancement operation of p-channel enhancement mosfet, Q. Show the Enhancem...

Q. Show the Enhancement operation of p-channel enhancement mosfet? As the gate terminal is insulated from the channel by the silicon dioxide layer, we can also apply a negative

Electric current, Electric current   Electric current is a flow ...

Electric current   Electric current is a flow of electrons. Each electron carries a very small amount of negative charge (1.6 x 10 -19 coulombs)   A current

Thunderstrom detector, Ask question #how to construct thunderstrom detector...

Ask question #how to construct thunderstrom detector with circuit breaker.

What is the significance of source gate cutoff voltage, Q. What is the sign...

Q. What is the significance of source gate cutoff voltage? The source gate cutoff voltage is also called pinch off voltage. It is obtained when VDS increases and approaches a l

Covert analog signal into digital signal, Covert Analog Signal into Digital...

Covert Analog Signal into Digital Signal A strain gauge is used in Wheatstone Bridge configuration. The output from the Wheatstone Bridge varies from zero to a maximum strain

Vhdl, how to construct universal shift register using D-flipflop and mux??

how to construct universal shift register using D-flipflop and mux??

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd