Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.
The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.
The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e. F = 1 / n x propagation delay where n = number of stages, propagation delay of one JK
A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes. F = 1/ Propagation delay
What are the signals used in input control signal & output control signal? Input control signal STB (Strobe input) IBF (Input buffer full) INTR(Interrupt request) Ou
Q. How does the value of Idss and Vp change with the change in Vgs The value of Vp and and Idss can be controlled by adjusting the value of the gate to sorce voltage ie Vgs. T
why DC motors use field winding instead of armature winding
Tariff Filing Asset-wise details for each business of licensee; Audited accounts and financial statements, including cash flows for the preceding years and monthly bal
Q. Briefly explain about Wye-delta transformation? Certain network configurations cannot be reduced or simplified by series-parallel combinations alone. In some such cases wye-
The property due to which the resistance of some metal or compound vanishes under certain conditions is (A) Semi conductivity. (B) Super conductivity.
A 3-phase, 16-pole synchronous machine is driven by a prime mover at a speed of 600-rpm with the stator open circuited. The rotor flux per pole is 0.025-Wb. Determine (a) the fr
Q. Consider a series-carry synchronous counter with T flip-flops shown in Figure in which the AND gates carry forward the transitions of the flip-flops, thereby improving the speed
Define a voltmeter A voltmeter is an instrument used to measure p.d. and must be linked in parallel with the part of the circuit whose p.d. is required.
Define branch prediction logic in Pentium. Branch prediction logic in Pentium: The Pentium microprocessor utilizes branch prediction logic to decrease the time required for a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd