Associative mapping - computer architecture, Computer Engineering

Assignment Help:

Associative Mapping:

It is a more flexible mapping technique

  • A primary memory block can be placed into any specific cache block position.
  • Space in the cache may be used more efficiently, but require to search all 128 tag patterns.

 Set-Associate Mapping

Combination of the - associative and direct mapping technique

  • Blocks of the cache are combined into sets, and the mapping permit a block of the primary

memory to reside in any  particular block of a specific set.

Note: Memory blocks 0, 64, 128,..., 4032 maps into cache set 0.

793_Associative Mapping.png


Related Discussions:- Associative mapping - computer architecture

Differences between datagrid and datalist, Differences between Datagrid, Da...

Differences between Datagrid, Datalist and Repeater?   1. Datagrid has paging while Datalist doesnt. 2. Datalist has a property known as repeat. Direction = vertical/horizon

Computer architecture, describe the block diagram of a system showing the f...

describe the block diagram of a system showing the following microprocessor memory system buses

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

What is enhanced ide, Q. What is Enhanced IDE? The principle behind EID...

Q. What is Enhanced IDE? The principle behind EIDE interface is the same as in IDE interface however this drive has capacities varying from 10.2GB to 20.5GB. The rotation speed

Explain about operand address calculation, Q. Explain about Operand Address...

Q. Explain about Operand Address Calculation? In actual machines effective address can be a register address, memory or I/O port address. Register reference instructions for ex

Which layer is not present in TCP/IP model, Which Layer is not present in T...

Which Layer is not present in TCP/IP model? Presentation layer is not present into Transfer Control Protocol/IP Model.

Explain bit slice ALUs, Bit Slice ALUs It was possible to manufacture ...

Bit Slice ALUs It was possible to manufacture smaller like 4 or 8 bits fixed point ALUs on a single IC chip. If these chips are constructed as expendable types then employing

What are the different types of bios, The  most common types are the AWARD,...

The  most common types are the AWARD,AMI, AND phoenix

What is clr, What is CLR?  CLR is .NET equivalent of Java Virtual Mach...

What is CLR?  CLR is .NET equivalent of Java Virtual Machine (JVM). It is the runtime that changes a MSIL code into the host machine language code, which is then implemented a

What are the super computers, SUPER COMPUTER The upper end of state of ...

SUPER COMPUTER The upper end of state of art mainframe machine is the supercomputer. These  are  the  fastest  machines  in  terms  of  processing  speed  and  use multiprocess

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd