Associative mapping - computer architecture, Computer Engineering

Assignment Help:

Associative Mapping:

It is a more flexible mapping technique

  • A primary memory block can be placed into any specific cache block position.
  • Space in the cache may be used more efficiently, but require to search all 128 tag patterns.

 Set-Associate Mapping

Combination of the - associative and direct mapping technique

  • Blocks of the cache are combined into sets, and the mapping permit a block of the primary

memory to reside in any  particular block of a specific set.

Note: Memory blocks 0, 64, 128,..., 4032 maps into cache set 0.

793_Associative Mapping.png


Related Discussions:- Associative mapping - computer architecture

Central processing unit - computer architecture, Central processing unit (C...

Central processing unit (CPU) : The part of the computer which executes program instructions is known as the processor or central processing unit (CPU). CPU is over single ele

String, super string checker

super string checker

What is a convertor?, Converter is an application that converts distance me...

Converter is an application that converts distance measurements among metric and U.S units.

Define secondary memory, Define secondary memory. This memory holds tho...

Define secondary memory. This memory holds those pages that are not present in main memory. The secondary memory is usually a high speed disk. It is known as the swap evice, an

What is reification and behaviour, What is reification and behaviour? R...

What is reification and behaviour? Reification is the promotion of something that is not an object into an object. Behavior usually requires this description. It isn't usually

Project, how many pins does a floppy drive connector have

how many pins does a floppy drive connector have

Explain LRU page replacement algorithm, Explain LRU Page replacement algori...

Explain LRU Page replacement algorithm. LRU policy: It expands to least recently use. This policy proposes that we remove a page that last usage is farthest from present time

Find minimal expression for sop. draw gate network, Q Consider the followin...

Q Consider the following expression. Assume that complement inputs are available. F(A,B,C,D) = ∑m (1,2,6,9,10,14) + ∑d (4,7,8,11,12) a. Find minimal expression for SOP. Draw

State the datatypes of verilog, State the datatypes of Verilog Verilog....

State the datatypes of Verilog Verilog. Compared to VHDL, Verilog data types are very simple, easy to use and very much geared towards modeling hardware structure as opposed to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd