Analogue and digital, Computer Networking

Assignment Help:

This assignment consists of both combinational logic circuit and analog counterpart to perform logical operations based on the given conditions. The first objective of this assignment is to design and construct a simple combinational logic subsystem that determines if a 4-bit binary quantity A, B, C, D in the range of 00002 through 10112 is divisible by the decimal numbers two, three and six. Thus, the combinational subsystem has four inputs and three outputs. The latter objective of this assignment is to design an analog counterpart which acts as a transistor-transistor logic (TTL) circuit which consists of bipolar junction transistors. The output of this TTL will be connected to a buzzer.

Digital features:

The function is true if the input can be divided by the indicated amount with no remainder (e.g., By2 (01102), By3 (01102), and By6 (01102) are all true). Adopt the use of a 4-bit timing counter to produce the digital signal. Assume that the binary patterns 11002 through 11112 are "don't cares".

Connect GREEN, YELLOW and RED lights (LEDs) to the output of By2, By3 and By6 respectively. The lights are to be controlled according to the following:

1. The By2 light is GREEN if the input can be divided by the indicated amount with no remainder.

2. The By3 light is YELLOW if the input can be divided by the indicated amount with no remainder.

3. The By6 light is RED if the input can be divided by the indicated amount with no remainder.

Analog features (TTL circuit):

If the three output functions are all true, the buzzer needs to be activated. To perform this operation, you have to design TTL circuit.

Overall, you are assigned to do the following:

a. Construct a truth table for the given logic conditions for By2, By3 and By6.

b. Derive the minimised sum-of-product expression using 4-variable K-maps.

c. Draw the logic diagram for each condition.

d. Construct a circuit schematic that implements By2, By3 and By6 using NAND gates only.

e. Construct the suitable TTL circuit to operate the buffer.

Analogue And Digital Electronic

f. Design the complete circuit and test it using Multisim simulation software.

g. Construct the circuit and test it by checking the outputs By2, By3, By6 and buzzer in the lab.


Related Discussions:- Analogue and digital

Synchronization in factor causing , Synchronization Multiple processors...

Synchronization Multiple processors need synchronization with each other while implementing a parallel algorithm. That is, the task running on processor X might have to wait fo

Sorting using combinational circuit, Now, let us suppose a famous sequence ...

Now, let us suppose a famous sequence called as bitonic sequence and sort out the elements using a combinational circuit consisting of a set of comparators. The property of bitonic

Difference between routable and non- routable protocols, What is the differ...

What is the difference between routable and non- routable protocols? Ans) Routable protocols can work with a router and can be used to build huge networks. Non-Routable protocol

Hardware difficulty, Hardware difficulty It refers to the price of hard...

Hardware difficulty It refers to the price of hardware logic like connectors, wires, switches, arbiter etc. that are required for execution of interconnection network.

Session layer standards, Session layer protocols consists of NFS, SQL, RPC,...

Session layer protocols consists of NFS, SQL, RPC, Appletalk Session Protocol (ASP), XWindows, and NetBEUI.

Distance vector and link-state protocol, What's the difference among distan...

What's the difference among distance vector and link-state protocol?

Explain the working of transceivers, Explain the working of Transceivers ...

Explain the working of Transceivers Transceivers are used to connect nodes to the several Ethernet media. Most computers and network interface cards having a built-in 10BaseT o

Explain fully connected interconnection networks, Fully connected : It is t...

Fully connected : It is the most powerful interconnection topology.  In this every node is directly associated to all other nodes. The limitation of this network is that it needs t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd