Analog & Digital Filtering, Electrical Engineering

Assignment Help:
1) Assume that we are given the continuous-time signal
xa (t) = xa1 (t) + xa2 (t) + xa3 (t),
where,
xa1 (t) = 2 + cos3 (2pf1 t + p
3 ) + 2 cos(2pf2 t),
xa2 (t) = 2 cos(2pf3 t) cos(2pf4 t),
xa3 (t) = 5 cos(2pf5 t) + 2 cos(2pf6 t),
f1 = 5 Hz, f2 = 12 Hz, f3 = 5 Hz, and f4 = 35 Hz, f5 = 60 Hz, and f6 = 100 Hz. It is required
to design a digital signal processing-based system to separated the signals xa1 (t) and xa2 (t)
from the signal xa (t). Assuming a sampling frequency of 200 samples/second, the order of the
?lters to be n = 6, and an attenuation not more that 1 dB in the passband for the used digital
?lters.


(a) Determine the requirements of the digital ?lters needed.
(b) Design and write the di?erence equations for the digital ?lters. Check for stability.
(c) Plot the attenuation (in dB) response of each ?lter to verify your design.
(d) Draw the complete block diagram of the system giving the requirements of the other com-
ponents of the system needed in conjunction with the digital ?lters.

Related Discussions:- Analog & Digital Filtering

Calculating the damping ratio of the system, Consider the following mechani...

Consider the following mechanical system: a) Write a differential equation that describes the motion for this system. b) Take the Laplace transform of this equation and

Assmblly language, hi PA DS:1234 = AB PA DS:1235 = CD if i typed mov DX,[...

hi PA DS:1234 = AB PA DS:1235 = CD if i typed mov DX,[1234H] WHAT SHOULD I GET IN DX ?

Transistor terminals in bjt, Q. Transistor terminals in BJT ? BJTS have...

Q. Transistor terminals in BJT ? BJTS have three terminals namely base terminal, emitter terminal and collector terminal .The emitter layer is a source of charge carriers and i

FSM(finite state machine, A sequential circuit has two inputs w1 and w2, an...

A sequential circuit has two inputs w1 and w2, and an output, z. Its function is to compare the input sequences on the two inputs. If w1=w2 during any four consecutive clock cycl

What is extended data output ram, What is extended data output RAM? EDO...

What is extended data output RAM? EDO RAM: A slight modification to the DRAM structure changes the device in an EDO (extended data output) DRAM device. Inside the EDO memory, a

Determine the parameters of the equivalent circuit, No-load and blocked-rot...

No-load and blocked-rotor tests are conducted on a three-phase,wye-connected inductionmotor with the following results. The line-to-line voltage, line current, and total input powe

Explain the types of power plants, Explain in detail the various energy res...

Explain in detail the various energy resources and their availability. Explain the following: (a) Types of power plants (b) Selection of power Plants

Determine primary to secondary turns ratio of transformer, Consider a sourc...

Consider a source of voltage v(t) = 10 √2 sin 2t V, with an internal resistance of 1800 Ω. A transformer that can be considered ideal is used to couple a 50- resistive load to th

Explain isolated i/o scheme, Explain isolated I/O scheme. In I/O mapped...

Explain isolated I/O scheme. In I/O mapped I/O scheme the addresses allocated to memory locations can also be assigned to I/O devices. Because the same address may be assigned

., Ask quA 380-V, 15-hp, 50-Hz, four-pole, Y-connected wound-rotor inductio...

Ask quA 380-V, 15-hp, 50-Hz, four-pole, Y-connected wound-rotor induction motor has the following impedances in ohms per phase referred to the stator circuit: R1= 0.453? R2= 0.24

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd