Analog & Digital Filtering, Electrical Engineering

Assignment Help:
1) Assume that we are given the continuous-time signal
xa (t) = xa1 (t) + xa2 (t) + xa3 (t),
where,
xa1 (t) = 2 + cos3 (2pf1 t + p
3 ) + 2 cos(2pf2 t),
xa2 (t) = 2 cos(2pf3 t) cos(2pf4 t),
xa3 (t) = 5 cos(2pf5 t) + 2 cos(2pf6 t),
f1 = 5 Hz, f2 = 12 Hz, f3 = 5 Hz, and f4 = 35 Hz, f5 = 60 Hz, and f6 = 100 Hz. It is required
to design a digital signal processing-based system to separated the signals xa1 (t) and xa2 (t)
from the signal xa (t). Assuming a sampling frequency of 200 samples/second, the order of the
?lters to be n = 6, and an attenuation not more that 1 dB in the passband for the used digital
?lters.


(a) Determine the requirements of the digital ?lters needed.
(b) Design and write the di?erence equations for the digital ?lters. Check for stability.
(c) Plot the attenuation (in dB) response of each ?lter to verify your design.
(d) Draw the complete block diagram of the system giving the requirements of the other com-
ponents of the system needed in conjunction with the digital ?lters.

Related Discussions:- Analog & Digital Filtering

Lda load accumulator direct instruction, LDA  Load Accumulator Direct Inst...

LDA  Load Accumulator Direct Instruction This instruction is used to copy  data from  memory whose  address is directly specified in the  instruction to th e accumulator. The i

Find the residual output offset voltage, Q. In order to minimize output vol...

Q. In order to minimize output voltage offsets in practical op-amp circuits, one provides a dc path from each input terminal to ground, makes each input terminal see the same exter

Engineering design, following on from the first tma in this module, produce...

following on from the first tma in this module, produce a design report for one design of the product based on one of the scenarios covered on the following pages.

Basis vectors, • Vectors can be represented in terms of basis vectors, a se...

• Vectors can be represented in terms of basis vectors, a set of vectors that span the vector space • Mostly will use i, j, k to denote a Cartesian right-handed basis set • V

Zero flag - registers , Zero Flag - Registers If the  result of any  a...

Zero Flag - Registers If the  result of any  arithmetical  or logical  operation in the accumulator  is zero i ,e  all the bits  of accumulator  ( with  some exceptions )  are

Communication network, Assuming that the receiver sends a XOFF signal when ...

Assuming that the receiver sends a XOFF signal when the receive buffer is P% full in order to avoid any data or packet loss.

Draw the logic diagram of an sr latch, Q. Draw the logic diagram of an SR l...

Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.

Describe the process control instructions, Describe the process control ins...

Describe the process control instructions STC - It sets the carry flag & does not affect any other flag  CLC - it resets the carry flag to zero &does not affect any other fl

Thermodynamics, what is the application of thermodynamics in electrical eng...

what is the application of thermodynamics in electrical engineering?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd