Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Accessing the Operands:
-registers (32 int, 32 fp)
-memory (232locations)
-simple to specify
-shut to the processor (fast access)
-normally all arithmetic instructions only access registers
-just access memory with explicit and stores and loads.
Load-store architectures
It can do: add r1=r2+r3 and then load r3, M(address)
⇒forces serious dependence on registers, which is accurately what you desire in today's CPU can't do add r1 = r2 + M(address)
- Other more instructions
+ Fast implementation (for example: easy pipelining)
What is interactive reporting? A classical non-interactive report having of one program that makes a single list. Instead of one extensive and detailed list, with interactive
Instruction Set Architecture: Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor
Explain the basic performance equation Ans: The basic performance equation is following T = N * S/ R T => It is processor time required to execute a program N => act
State The advantages of specifying parameter assignments using defparam are: - This method always has precedence over specifying parameters at the instance of instantiation.
A macro definition consists of ? Ans. A macro Definition have: A macro prototype statement, one or various model statements and also Macro pre-processor statements
Explain the Paging Unit Paging mechanism functions with 4K - byte memory pages or with a new extension available to Pentium with 4M byte-memory pages. In Pentium, with new 4M-b
explain ddd
How will this difference b interpreted? When one pointer is subtracted from another pointer, the number of elements between the two pointers always includes the element pointed
Q. Describe about Address Space and Memory Space? An address used by a programmer will be termed as a virtual address and set of such addresses the address space. An address in
If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is ? Ans. The final output of the three T-flip-flops in cascade is 12
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd