8251 programmable/communication interface-microprocessor, Assembly Language

Assignment Help:

8251 Programmable/Communication Interface

As an instance of a serial interface device let us suppose Intel's 8251 A programmable communication interfaces. The 8251A is diagrammed in given figure. It is capable of being programmed for synchronous / asynchronous communication.  The data that is in buffer and data-out buffer registers share the similar port address. For input, the serial bit stream is arriving on the R x D pin is shifted into the receiver shift register and then the data bits are transferred to the data-in buffer register, where they might be input by the CPU. On the other hand on output the data bits put in the data-out buffer register by the CPU are transferred to the transmitter shift register and, along with the essential synchronization bits, are shifted out through the T x D pin. Among other things the contents of the mode register, which are begin by the executing program, determine whether the 8251A is in synchronous mode or asynchronous mode and the format of the characters being received and transmitted. The control register, which is set by the program, controls the operation of the interface, and the status register makes sure information available to the executing program. Obviously, the sync character registers are for storing the sync characters required for synchronous communication.

1142_8251.jpg

Even though all 7 of the registers on the left side of Figure 4.7 may be accessed by the processor, the 8251A is associated with only 2 port addresses. The C/D pin is linked to the address line AO and AO differentiates the 2 port addresses. The 8251A internally interprets the C/D, RD, and WR signals as follows:

1611_8251 signals.jpg


Related Discussions:- 8251 programmable/communication interface-microprocessor

Lds/les instruction execution-microprocessor, LDS/LES Instruction execution...

LDS/LES Instruction execution :  LAHF : Load AH from Lower Byte of Flag: - This instruction loads the AH register with the lower byte of the flag register. This instruction ca

Div-idiv-arithmetic instruction-microprocessor, DIV: Unsigned Division:- T...

DIV: Unsigned Division:- This instruction performs unsigned division operation. It divides an unsigned word or double word by a 16-bit or 8-bit operand. The dividend might be in t

Progframmw, write a programme the addition two 3*3 matrix and stored in fro...

write a programme the addition two 3*3 matrix and stored in from list

Program, assembly language program to find larges number in an array

assembly language program to find larges number in an array

Cisc characteristics-microprocessor, CISC Characteristics : The design...

CISC Characteristics : The design of an instruction  set for a computer  might take into consideration  not only machine language constraints,  but  also  the  requirements  i

Operating System, Why is the capability to relocate processes desirable?

Why is the capability to relocate processes desirable?

Port mapped or mapped input output, Port Mapped I/O or I/O Mapped I/O I...

Port Mapped I/O or I/O Mapped I/O I/O devices are mapped into a separate address space. This is generally accomplished by having a different set of signal lines to denote a mem

Segmentation, segmentation and overlapping in assemble language

segmentation and overlapping in assemble language

Program which allows the user to select from menu, Write a 32-bit program w...

Write a 32-bit program which when run, allows the user to select from a menu: (1)    Enter a Binary Number (2)    Enter a Decimal Number (3)    Enter a Hexadecimal Number

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd