Write a vhdl testbench to verify your design

Reference no: EM131081300

Consider an unsigned integer division by constant circuit that accepts an input of 8 bit wide and divides it by constant value 53. The divider circuit should output two values as remainder and quotient As you know the division operator is not synthesizable! As an example of input is 109, the remainder is 3 and quotient is 2 while if input is 23, remainder is 23 and quotient is O.

Design a synthesizable integer division by 53 circuit that performs the above operation. Design your circuit for minimum area. This means that you need to decide what is the minimum proper number of bits needed for each of the intermediate signals and outputs.

Hint: You can use the repeated subtraction method to synthesize this circuit

1. Draw a block diagram of the complete design that implements your algorithm.

2. Write a VHDL code to model this division by constant circuit

3. Write a VHDL testbench to verify your design. Present a test vector that verifies the functionality of the design for all critical cases.

Reference no: EM131081300

Questions Cloud

Valuing preferred stock : The stock will pay a $20 dividend per year, but the first dividend will not be paid until 20 years from today. If you require a return of 8 percent on this stock, how much should you pay today?

Effective rate of interest on the loan : If the bank requires the company to hold 15 percent of the amount of the loan on deposit as a compensation balance, what is the effective rate of interest on the loan?

Is the second claim barred by the doctrine of res judicata : Pick one of these Supreme Court cases and tell us about it, and how the concept of collateral estoppel is involved. What does the Court say about collateral estoppel in your case? Does it make sense to you?

What are your thoughts on the businessweek article : In thinking this week's video on Iowa exporting to China, do you think it is a good idea? Should Iowa look to strengthen/grow it's trade relationship with China? Why or why not?

Write a vhdl testbench to verify your design : Consider an unsigned integer division by constant circuit that accepts an input of 8 bit wide and divides it by constant value 53. The divider circuit should output two values as remainder and quotient As you know the division operator is not synt..

Describe and discuss amazon capital composition : How many types of bonds issued by your firm are currently trading? What are their rates of return?

Ee computation electromagnetic : The project is supposed to be a small research project, so it should be done such that you can show me and the class you have put in good effort and have been creative and thoughtful about it. As far as page limit goes, there is really no hard lim..

Mission of maximizing shareholder value : With the mission of maximizing shareholder value in mind, how could the health care financial Manager help to motivate a large group of employees to exceptional performance? Explain in detail.

User Account

All Pages