What is the l2 read miss penalty?

Reference no: EM13164896

Consider the following computer: - 3 GHz, instruction buffers that essentially negate instruction load penalties, and the computer leaves writes to the cache negating write penalty. - 32Kb L1 Data cache, 90ps access (per word), 8 word blocks, 4-way associative, write-through, 1% miss ratio - connection bus (to L2): 2 words wide - 1Mb L2 cache, 5ns access, 32 word blocks, 4-way associative, write-back, 20% miss ratio 16.7% (1/6) dirty - connection bus to RAM: 4 words wide - 1Gb RAM, 55ns access, 5ns per word burst rate (repeat access from consecutive addresses) For this computer calculate the following: (a) What is the L2 read miss penalty? (b) What is the L1 read miss penalty? (c) What is the read penalty (L1 and L2 cache)? (d) Assume 33% (1/3) loads, and everything else is ideal. What is the CPI? (e) What would the CPI be if L2 cache was removed (i.e. redo the above without L2 cache, the bus from L1 to RAM is 2 words wide)? (f) What is the speedup of the system with L2 cache?

Reference no: EM13164896

Questions Cloud

Creates three arrays of type double : Write a C# program that creates three arrays of type double. Using a loop, prompt the user to input 10 initial values for each of two arrays (for a total of 20 values).

Create a document describing the business : Created a document describing the business and identifying the problems being experienced by the assignment case study company, Farmers Friend.

When merge sorting you could recursively : Suppose when merge sorting you could recursively sort four sub-lists instead of two and still merge them all in linear time. Give the recurrence relation that describes this.

What is the mole fraction of na2co3 in resulting solution : You want to prepare a solution that is 0.200m in Na2CO3. How many grams of the salt must you add to 125g of water? What is the mole fraction of Na2CO3 in the resulting solution?

What is the l2 read miss penalty? : s computer calculate the following: (a) What is the L2 read miss penalty? (b) What is the L1 read miss penalty? (c) What is the read penalty (L1 and L2 cache)? (d) Assume 33% (1/3) loads, and everything else is ideal. What is the CPI? (e) What would ..

A good way to structure this program : A good way to structure this program is to read in each "number" as a string of characters, look at the first character to determine what kind of number it is (hex, binary, decimal), and then call an appropriate function to convert the string into..

Ssk software has opened offices in toledo : SSK software has opened offices in Toledo, Columbus, and Cleveland. Toledo will serve as the hub for the network, cisco router will be used at each location.

Draw the mechanism for reaction : Draw the mechanism for each reaction you will do today. Pyridinium tribromide releases molecular bromine, so molecular bromine is the brominating agent.

Designing a 24 cpu multiprocessor chip : designing a 24 CPU multiprocessor chip to compete with Intel PHI at a lower price point. Each core will run at 2 GHz and have a 32Kb L1 cache, 50ps access (per word), 8 word blocks, 4-way associative, write-through, 1% miss ratio There is a 6Mb L2 ca..

User Account

All Pages