Reference no: EM13165326
A. (True | False) In the MSP430's active mode, the MCLK and SMCLK clocks are up and running and ACLK is
not running (it is turned off).
B. (True | False) The MSP430 clocks can be sourced from an internal digital control oscillator or external crystal
oscillators or resonators.
C. (True | False) The MSP430's watchdog timer in the watchdog mode will reset the system if a control bit is
not cleared before the selected time period expires.
D. (True | False) A single capture and compare block of TimerA/TimerB can be configured in both capture and
compare mode.
E. (True | False) In the deepest low-power mode, all the MSP430's clocks are turned off.
F. How do we exit a low-power mode in the MSP430-based systems to continue processing in the main
program?
G. Clocks are given as follows: ACLK = 32,768 Hz and MCLK = 1,048,576 Hz. How many MCLK clocks
occur during one ACLK clock?