Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Design the circuit so that the voltage at the gate is -12V, the drain current ID is 1 mA, and the drain to source voltage VDS is 4.7V. The JFET must be operating in the saturation region. Use standard 5% tolerance resistors. Assume IDSS = 3mA and VP = -1.8V.
A series circuit has a DC voltage source (56 volts), a resistor, (72 ohms), a capacitor (82 farads), and a switch. The capacitor is initially uncharged and the switch closes at t=0.
The output capacitor in a certain resonant converter sees the net current equal to 40cos(50,000 pi t) A. What value of capacitance will be needed to keep the voltage variation below 5V peak-to-peak
(c) Use a single 4-to-1 multiplexer with an active low enable and an active high output and a minimum of additional gates. Show the function expansion both algebraically and on a Karnaugh map.
Design a circuit that will multiply the input voltage by +12. That is the output voltage is 12v1 where v1 is the input voltage. All resistors should be at least 12ohms.
A glass tube with a cross-sectional area of 9^-2 m^2 contains an ionizd gas. The densities are 10^15 positive ions/m^ and 10^11 free electrons/m^3. Under the influence of an applied voltage, the postive ions are moving.
A three 120 - V power line is Y-connected. The three phase outputs are marked as a,b,c. The neutral is marked as n. The phase sequence is abc. It is connected to a balanced Y- connected load, with the impedance is 12 + j 9 omega.
If you have a 30 VDC - 4A power supply and need to power two 24VDC - 0.8A MFC (mass flow controller), create a circuit that divide the voltage and can handle the power.
Suppose you want to build a simple RS flip-flop that is set and reset by negativegoing pulses. All you have are two 2-input AND's and two 2-input NOR's. Show how you would build this odd circuit from the available material.
Calculate the approximate quantization S/N ratio in the baseband audio signal at the receiver output (after the DAC and LPF).
Autocorrelation and Tao, question from my ECE 302 class regarding the mean of a random process given a particular autocorrelation function in terms of tao.
a dsp system is given with the following specifications: design requirements: sampling rate 20,000 Hz Maximum allowable gain variation from 0 to 4,000 Hz = 2dB 40dB rejection at the frequency of 16000 Hz
design an arithmetic incrementer/decrementer circuit. Your circuit will recieve a 3-bit binary number (A) as input to produce an output which is either A+1 or A-1 depending upon the command input (ID).
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd