Explores the performance consequences

Assignment Help Basic Computer Science

Reference no: EM13165821

1.Design a 2-way set-associative cache with 16-byte cache lines and a data capacity of 16 kB (kilobytes).
2. Assume a 1-bit valid field, and find the total size in bytes of the cache that you designed in Problem 1, including the valid, tag and data bits.

3. This problem explores the performance consequences of having only a single level of cache in a modern processor with 40 ns DRAM column access time and a clock period of 400 ps (clock frequency 2.5 GHz). You are given the following data: A particular processor with separate data and instruction caches would have a CPI of 1.00 if all data and instructions were instantly available. 20% of the instructions executed are reads and 20% are writes. The penalty for main memory access is 100 clock periods for both data and instructions. The probability of an instruction cache miss is 2%. The probability of a data cache read miss is 5%. The data cache has a write-back, write-allocate organization. Find the resulting CPI including cache miss penalties.

Reference no: EM13165821

Questions Cloud

Design a nine-step counter to count : Design a nine-step counter to count in the following sequence using D flip-flops (TTL 74704) on a breadboard

Give their telephone numbers using one or more letters : People sometimes give their telephone numbers using one or more letters. write a program that accespts a 10 digit telephone number that may contain one or more letters. display the corresponding number using numerlas. the numbers and letters are a..

The state of the waiting thread to blocked : Which IPC mechanism does not change the state of the waiting thread to blocked?

Function alter with two parms passed by reference : Write a function alter with two parms passed by reference: x and y. alter changes the value of x to x+y and changes the value of y to x*y. Write a main function to read in two integers, print the two integers, call the function alter using the two..

Explores the performance consequences : This problem explores the performance consequences of having only a single level of cache in a modern processor with 40 ns DRAM column access time and a clock period of 400 ps (clock frequency 2.5 GHz). You are given the following data: A particul..

A file system stores every file under a i-node : suppose a file system stores every file under a i-node similar to (but may not be the same as) the Unix V7 File System. The i-node contains 15 addresses, each address has 32 bits (4 bytes).

Value referenced by the pointer. : Add 10 to the value referenced by pointer switch.Add 4 to the address stored in pointer switch.Subtract 5 from the value referenced by the pointer.

Create an application for disney''s cottages : Create an application for Disney's Cottages, a weekend getaway resort that rents cottages and boats to use on the local lake

You assign each int with a particular id : You assign each int with a particular ID.Array (4, 5, 6, 5, 4, 6) ID (1, 2, 3, 4, 5, 6)

User Account

All Pages