Compile and simulate verilog program

Reference no: EM131218313

You're responsible for a portion of the logic in an electronic vending machine. Specifically, your subsystem determines the change to be returned. All items cost 75¢ and the machine accepts dollar bills, so your system must deliver 25¢ in change using the fewest number of coins. Your inputs are a 2--bit counter D1D0 indicating the number of dimes available to dispense and a 3--bit counter N2N1N0 indicating the number of nickels available to dispense. Your outputs should indicate the number of dimes and nickels to dispense. An additional output, NC (No Change) should be 1 if you're unable to give change with the coins available, 0 otherwise. You do not need to update the counters. Their values are provided as inputs to your module.

Be sure to show truth tables, K--maps, and reduced equations. Make effective use of don't cares. Describe your circuit using a Verilog behavioral dataflow description and simulate it by writing a testbench. Assume the device has a propagation delay of 6 time units. Your solution should employ sum of products form.

You can compile and simulate your Verilog program using the Verilogger software system or any other Verilog environment. Save and print the simulator timing diagram so that you can include it in your final report.

After you get your behavioral dataflow model working and verified, create a Verilog structural description for the same design and verify it. You may use any of the actual logic gates in the 74HCT family. Be sure to model your design using actual 74HCT family propagation delay values for the devices you chose. This means specifically that your Verilog program must assign tPLH and tPHL values to every gate. You can get these from the 74HCT data sheets, which can be found on the Texas Instruments web site (www.ti.com) - click on "Logic" under Find Products. Some are also available via links on the course page. You do not need to use SOP form for the structural description, but if the logic you implement for the structural description differs from the equations you obtained for the dataflow model, you need to show how you derived them.

Note that this means that your total propagation delay will be determined by actual devices and will differ from the dataflow design you did.

You can use the same testbench that you used to verify your dataflow description (though you may need to change the timing).

This final report must include

1. A brief problem description
a. The problem your circuit solves
b. Specific requirements
2. The project deliverables (exactly what you are generating and turning in)
3. Approach/methodology (the steps you will take to solve the problem)
4. Your design work ("black box" diagram, truth table, K--map, reduced equations)
5. Verilog source code listings (for both designs and the testbench)
6. The timing diagram showing how your design performed
7. A schematic with reference designators and bill of materials
8. A statement indicating the worst--case propagation delay of your circuit (indicating the input and output and delay).

Your report must be typed, stapled and submitted on 8.5 x 11 inch paper. Do not use any kind of report cover. K--maps can be hand--drawn.

While your schematic may be hand drawn, you will receive 5 points extra credit if you use a schematics capture package to create your schematic. See details on the course web site Resources page for details on schematics capture packages.

Reference no: EM131218313

Questions Cloud

Cross-price elasticity of demand : a. For the above consumer's household, which product has the higher price elasticity of demand: bananas or milk? Briefly explain. b. Is the cross-price elasticity of demand between bananas and other fruit positive or negative for this consumer? B..

Prevailing standards for wages : Should a company like Apple require supplier to exceed-not just match- the prevailing standards for wages and working conditions in their home countries?

How culture influences working styles : How culture influences working styles and different management styles - The importance of training managers to become inter-culturally competent

How would you evaluate the capital budgeting method used : How would you evaluate the capital budgeting method used historically by AES? What is an appropriate required rate of return for AES to use around the world?

Compile and simulate verilog program : ECE 171 - Fall 2015 - compile and simulate your Verilog program using the Verilogger software system or any other Verilog environment. Save and print the simulator timing diagram so that you can include it in your final report.

Determine the cost of the ending finished goods : Determine the cost of the ending finished goods of each of the products as at 30 Nov 2015 using the physical method and determine the cost of the ending finished goods of each of the products as at 30 Nov 2015 using the net realisable value method.

Explain the primary purpose for observing young children : CHCECE023 Analyse information of inform learning Assignment. Explain the primary purpose for observing young children in early childhood settings? What are the benefits in using a variety of assessment methods and tools

What you liked and/or disliked about the book : What you liked and/or disliked about the book. What you plan to implement in your life. A financial quote that you liked from the book with the page number.

List three comparable firms for woolworths : List three comparable firms for Woolworths. Justify the inclusion of these companies in your list. Calculate P/E ratio and P/B ratio of the all the companies in your list (use fiscal year end data of 2015).

User Account

All Pages