Multiple instruction and multiple data stream (mimd), Computer Engineering

Assignment Help:

Multiple Instruction and Multiple Data stream (MIMD)

In this association, multiple control units and multiple processing elements are prepared as in MISD. But the discrepancy is that now in this association multiple instruction streams function on multiple data streams . Thus, for handling multiple control units, multiple instruction streams and multiple processing elements are organized in the way of  multiple processing elements are conducting multiple data streams from the Main memory as given  in Figure 7. The processors work on their own given data with their own instructions. Tasks implemented by different processors can start or finish at dissimilar times. They are not lock-stepped, as in SIMD computers, although run asynchronously. This classification actually distinguished the parallel computer. That means in the actual sense MIMD organisation is supposed to be a Parallel computer. All multiprocessor systems drop under this classification. Examples include; Burroughs D825, Cray X-MP, C.mmp Cray-2, S1, HEP, Pluribus, Univac 1100/80, IBM 370/168 MP, Tandem/16, IBM 3081/3084, BBN Butterfly, C.m*, FPS T/40000, iPSC, Meiko Computing Surface (CS-1),.

This type of computer organisation is indicated as:

                                                                           Is > 1

                                                                           Ds > 1

                          2217_Multiple Instruction and Multiple Data stream (MIMD).png

Of the classifications discussed over, MIMD organization is the most accepted for a parallel computer. In the actual sense, parallel computers implement the instructions in MIMD mode.


Related Discussions:- Multiple instruction and multiple data stream (mimd)

Explain the term - computer aided software engineering, Explain the term - ...

Explain the term - Computer Aided Software Engineering Production of software became much commercial. Software development tools were devised. Concept of Computer Aided Softwar

Determine the two input of NOR gate if output will be low, The NOR gate out...

The NOR gate output will be low if the two inputs are ? Ans. Output is low if any of the input is high means input may be 01,10 or 11.

Define terms setup time and hold time violation, Define setup time and hold...

Define setup time and hold time, what will occur when there is setup time and hold tine violation, how to overcome it? For Synchronous flip-flops, we have particular requiremen

Assignment, Find the Regular Grammar for the following Regular Expression: ...

Find the Regular Grammar for the following Regular Expression: a(a+b)*(ab*+ba*)b.

How many input ANDand OR gates are required, How many two input AND gates a...

How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ? Ans. Here three product terms, therefore three AND gates of two inputs are needed.

Explain the necessary conditions for deadlock to occur, Explain the necessa...

Explain the necessary conditions for deadlock to occur. Conditions for deadlock to arise are: i. Mutual exclusion: At least one resource must be held in a non-sharable mo

Define congestion, Define Congestion. Congestion: This is uneconomic ...

Define Congestion. Congestion: This is uneconomic to give sufficient equipment to carry all the traffic which could possibly be offered to a telecommunication system. Inside

What are the simplest way to restrict the users, What are the simplest way ...

What are the simplest way to restrict the users The simplest way to restrict the users to peek inside the internals of the Web site is to use firewalls, where the information c

Illustrate the execute cycle, Q. Illustrate the Execute Cycle? The fetc...

Q. Illustrate the Execute Cycle? The fetch and indirect cycles include a small, fixed sequence of micro-operations. Every one of these cycles has fixed sequence of micro-operat

Explain the working of a binary counter, In binary counter the flip flop of...

In binary counter the flip flop of lowest order position is complemented with each pulse. This means that JK input position must be maintained with logic one

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd